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The transversal filter is a widely used signal processing structure 
having application in both matched- and frequency- filtering systems. 
Monolithic realisation of this filter is a desirable goal if system cost 
and size are to be reduced; indeed miniature filter forms are essential 
to some applicatfons. 
If such a filter can be programmed by the user, then a single device 
might find extensive commercial application. In addition, real time 
programmability offers possibilities in intelligent filtering, where a 
system might alter its characteristics in response to a changing environment. 
A high density monolithic programmable transversal filter is developed 
in this Thesis. The primary application of the device is as a flexible 
matched filter for compact, low power Sonar equipment, but its potential 
extends to many applications in speech, data transmission, and ultimately 
video systems. 
A direct parallel implementation of the classical transversal filter 
is choosen as offering the best combination of packing density and 
bandwidth. The reported realisations are based on charge coupled device 
technology, combined with advanced linear MOS circuit techniques which 
together enable the complete filtering function to be formed monolithically. 
Among the circuit techniques developed in detail are floating-gate tapping 
of the CCD, linear analogue multiplication with the MOS transistor, and 
control and stabilisation of the CCD transfer function on chip, using a 
novel operational mp1ifier. 
Two practical monolithic filters, of 64 and 256 points respectively, 
have been developed. They demonstrate the success of these techniques for 
compact matched filtering applications with Time-Bandwidth up to 1000. 
Signal bandwidths to 1MHz, and power dissipation as low as 1mW per point 
are reported. 
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To my wife Fiona. 
1 
CHAPTER ONE : INTRODUCTION 
In 1969 Boyle and Smith' coneived the charge coupled device (CCD) 
as an alternative to magnetic bubble memory, for metal-oxide-semi-
conductor technology. The potential of this device to process analogue 
signals was quickly realised, and applications in signal processing were 
vigorously developed. Furthermore, since the charge packets could be 
generated optically as well as electrically, the CCD found immediate 
and lasting acclaim as a solid state imaging element, for both visible 
and infrared light. 
In its simplest form, shown in Figure 1.1, the CCD comp*ises a 
row of very closely spaced MOS capacitors, between which discrete 
packets of charge are transferred within the semiconductor, under 
clock control. A fast, dense shift register function results. For 
signal processing, the strength of the CCD lay in this ability to 
realise the clock controlled delay of signals extremely compactly so 
that, when combined with linear multiplications and summation, many 
filtering functions may be realised monolithically, and at except-
ionally low power levels. Savings of several orders of magnitude in 
size and power might be gained over conventional digital realisations. 
Both recursive and transversal CCD based filters are feasible, although 
the former appear more sensitive to imperfections in the CCD, and 
in particular to any parametric drift. It is thus the transversal 
filter realisations that have most successfully exploited the useful 
properties of CCD. 
An excellent example of the application of CCD to signal process-








Figure 1.1: The Charge Coupled Device 
clocks 
+ sense 
I 	 I 	- sense 
Figure 1.2: Split-gate CCD Transversal Filter 
3 
combines all of the delay, multiply and accumulate functions in a 
single structure. Here multiplication is attained by detecting some 
fraction of a charge packet,through a split sensing capacitor within 
the CCD structure. Accumulation occurs through a common connection 
of these sensing nodes, whilst the CCD provides the delay of charge 
packets between the sensing sites. A disadvantage of the split-gate 
filter is that it has a fixed characteristic, which may only be altered 
at the mask-making stage. Thus a high fixed cost pertains to any 
individual application, and the filter characteristics may not be 
altered in situ, except by multiplexing devices. Now if such a filter 
could be electrically programmed in real time, several new applications 
would be feasible. 
Firstly, a single device could be field-programmed to perform a 
variety of tasks without the expense and delay of refabrication. 
Secondly, such a device might be controlled to alter its characteristic 
in response to a changing environment, especially in a mobile application. 
An extension to these applications is to be found if the device is 
continuously operating ma feedback loop to intelligently alter its 
characteristic, to produce a programmed response from an arbitarary 
input9 
The objective of this research is the development of a practical 
programmable filter using the compact delay-line advantage of CCD, 
combined with advanced linear MOS circuit techniques to realise the 
programmable multiplication and accumulation functions. This topic 
has been a subject of research interest at Edinburgh since 1973. In 
1976 MacLennan published his Thesis 1 ' covering much of the early 
development work on non-destructive CCD tapping and MOS multiplication 
techniques. At that time, however, no monolithic realisation had 
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been demonstrated. These early techniques are refined here, and 
new methods are developed that enable a complete integration of the 
filter. 
The development programme culminated in 1977 with the demonstration 
of a monolithic programmable CCD filter" (PTF I) containing 64 sampled 
data points. Much experience was gained from this realisation, which 
lead to the development in 1979 of an advanced 256 point filter 65 ' 71 
in an improved CCD technology. It is the major aim of this thesis to. 
report on the design and characterisation of these devices, and to 
compare them with contemporary reali;sations. 
The remainder of this introduction is devoted to a summary of the 
transversal filter, and to its application as a -sonar matched filter, 
for which the devices reported in this thesis have been primarily 
developed. Chapter 2 contains a resume of CCD-based filter architectures, 
from which the particular structure best suited to the sonar application 
evolves. Chapter 3 covers the basic CCD and linear MOS theories 
essential to these circuits. In Chapter 4, the tapped CCD delay line 
is examined in detail and illustrated with two practical examples, and 
the concept of feedback linearisation is introduced as a means of ideal-
ising the CCD transfer function. Chapter 5 deals in depth with an 
essentialfiltering function, linear multiplication, using the MOS 
transistor; a novel single transistor multiplier of superior performance 
is presented. An operational amplifier suitable for integration with 
the CCD, and in particular for use in feedback linearisation, is 
developed in Chapter 6. Chapters 7 and 8 cover the detailed design 
and characterisation of the two device realisations, whilst Chapter 
9 considers some of the limitations of the structures in the light 
of their results, with particular attention to the noise performance. 
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1.1 THE TRANSVERSAL FILTER 
The transversal filter is a finite impulse response structure, 
shown in its most common, or direct, form in Figure 1.3. Input 
samples x(nT) are delayed, and the outputs of the successive delays 
are weighted and summed to form the filter output. The impulse 
response of the structure is simply the series of tap weighting cc-
efficientShl,....,hN. The response of the filter to a sampled input 
sequence, x(nT), is given by its convolution with h; 
N 
o(nT) = E hx(nT - j)  
j=l 
where N is the number of points in the filter. 
Inasmuch as the h are to be programmable, the filter may also 
be considered as a correlator, of x with h. This structure finds 
application in two main areas; as a matched filter or correlation 
detector, and as a frequency filter. 
1.2 MATCHED FILTERING 
The matched filtering theorern 98 states that in order to detect a 
signal in the presence of white noise with the optimum signal-to-noise 
ratio, a filter having an impulse response equal to the time inverse 
of the signal should be used. :This gives the tap weights a spatial 
distribution along the filter which is the same as the shape of the 
signal along the time axis. At some time the signal 'matches' the 
tap profile,and the various weighted outputs add coherently, whilst 
the noise always adds incoherently. 
x( n) 
o( n) 
Figure 1.3: The transversal filter 
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At the instant of correlation the normalised peak output signal 
is 
o 	
= Nh n 2, 	 (1.2) 
whereas the normalised r.m.s. noise level is 
on 	
(1.3) 
The SNR at the output has therefore improved by a factor 
or Al2 for sinusoidal signals. This improvement is known as the 
'processing gain' of the filter. 
1.3 CHIRPS 
The 'chirp' waveform is commonly used in matched filter systems 
because it combines a good time compression characteristic with a 
high tolerance to frequency distortion (Doppler Shift). A typical 
chirp, and its matched response 	are shown in Figure 1.4. Note 
how the energy of the chirp is effectively compressed into a narrow 
peak; it is this peak that is more easily detected in the presence of 
noi se. 
Chirps have the form; 
[f(t)J 	= A cos(w0 t +it2+ ) 
O <t<Td 
(1.4) 
where A is the constant amplitude, and the + sign distinguishes 'up' 
and 'down' chirps. The chirp sweeps linearly over a frequency range 
(a) chirp 
(b) autocorrelation function 
Figure 1.4: The chirp waveform and its autocorrelation function 
-9, 
of jiJir in time Td.  Now the autocorrelation function may be approx-
imated (over its central portion) by a carrier, 
A cos(w0t-i-.i( 
Td
2—)t + 0), 	 (1.5) 
modulated by a sinc x function of the form 
Sin it 	 (1.6) 
1.It 
The width of the main correlation peak is inversely proportional 
to the swept bandwidth B = li/Ir. The sinc x function exhibits side-
lobes at an initial significance of -13dB. In some applications 
these can mask a weaker adjacent signal, so the tap weights may be 
shaped by a weighting function to reduce the sidelobe significance, 
at the expense of a marginal increase in peak width. In any case, 
for maximum resolution of the returns in time at the detector, the 
swept bandwidth should always be as high as possible, but never 
above 	for a sampled data filter. 
Now the processing gain is determined by the length of the filter, 
N = cTd' 	
(1.7) 
so for a system sampling at the Nyquist rate, f c = 2B; 
N = 2 BTd. 	 (1.8) 
This gives a direct link between the filter length N and the maximum 
time-bandwidth product that may be processed. This product is often 
taken as a measure of the performance of the system, combining as it 
does the processing gain and resolution capability. Evidently large 
values of N are desirable. 
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1.4 CHIRP DETECTION SYSTEMS 
Because chirps are often transmitted on a carrier, the phase term, 
0, is normally indeterminate and can destructively effect the correlation 
peak, especially if the carrier frquency is of the same order as the 
swept bandwidth. Various system configurations which cancel this effect 
are known 83 , generally involving quadrature channels with mixing to 
remove the carrier term. An example is shown in Figure 1.5. It is not 
the purpose here to examine these systems in any detail hc'•iever, but 
rather to consider the ratched filter eler'ent in isolation. Thus, 
the devices are often tested as single channel filters responding to 
correctly synchronised chirps, with no phase indeterminacy. 
1.5 THE SONAR PROBLEM 
Active sonar is used to detect underwater features by sound 
transmission and reflection. A sound signal is transmitted into the 
water, and detected after reflection from a target. The total time 
delay is measured to determine the range of the target. In fact, 
because the target may be relatively large (compared to the radar 
situation), a distinct group of returns is often seen, which may be 
used.to identify the target to some extent. As with radar, matched 
filtering techniques are used to extend the sonar range by detecting 
spread-energy signals buried in noise. In fact the sonar problem is 
more complicated than this. Temperature gradients in the sea, 
surface waves and sea-bed features all give rise to excessive (time-
dependent) clutter, or reverberation, including multiple reflections, 
and there is a further time-variance in the transmission character-
istic which results in coherent multiplicative noise. For these 
reasons,'shaped' filters with reduced sidelobe features are not 
11 
	




COS 	 I 	I( )2 
Figure 1.5: Quadrature channel chirp detection system 
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particularly useful, and emphasis is given to maximum range resolution, 
which is obtained with unweighted responses. Sampling rates up to 
50 KHz,and Bid  up to 1000 are desirable operating parameters for a 
usefully flexible system. 
Where the sonar system is ship-borne digital hardware is feasible, 
offering arbitrary accuracy at the expense of size, weight and power 
dissipation. A light-weight, possibly mobile, independent equipment 
may not be able to support the digital circuitry, as size and power 
dissipation can be at a premium. It is for these applications that 
the CCD-based programmable filters reported in this thesis have been 
developed. The requirement is evidently for a maximally compact device 
combining as many filter points as possible at •low:power level§ , *-d These 
considerations are paramount in determining the choice of filter arch-
itecture and technology. 
1.6 FREQUENCY FILTERING 
Matched filter applications notwithstanding, a truly programmable 
filter may also be used for frequency fil tering. The tap weights are 
programmed to form as an impulse response the inverse Fourier transform 
of the desired frequency characteristic. The transversal filter is 
particularly useful for forming all-zero, linear-phase response' , but 
may be programmed to realise an arbitrary response,given sufficient points 
and tap weight accuracy. 
1.7 TECHNOLOGY 
It is important to realise that any practical device realisation 
must be based on a readily-available device technology. All of the 
devices in this work have been fabricated by Plessey Research (Caswell) 
13 
Limited,on their CCD processes. Initially a metal gate thin-'field' 
process with a single transistor threshold was available, and the 
first devices were developed on this. This process was discontinued 
in 1977 however, and replaced by a more sophisticated thick field, 
self-aligned, polysilicon-gate process with a range of transistor 
thresholds. 
The later designs, in particular the 256-point filter (PIE II) 
were fabricated on this process. Details of the layout rules and 
process parameters are given in Appendix I. 
1.4 	- 
CHAPTER TWO : TRANSVERSAL FILTER ARCHITECTURES 
The import of the programmable transversal filter is well reflected 
in a wide variety of schemes which have been proposed to realise it 57 ' 
No single realisation is suited to all applications, each striking a 
definite compromise between bandwidth, power dissipation, accuracy and 
size. This chapter examines the alternative architectures, and reviews 
some of the significant realisations which have been reported. From 
this knowledge, the filter architecture best suited to the compact 
sonar requirement is derived. 
The purpose of all of these filters is some realisation of the 
simple convolution sum given in (1.1). Fundamentally, this requires 
storage of the N weighting coefficients, and of N samples of the signal 
waveform to be convolved. There is also the computational requirement 
of N multiplications and additions per filter cycle. 
2.1 ARCHITECTURE 
Transversal filter realisations fall broadly into categories of 
serial and parallel form. Serial form processors recognise the 
multiplier as a complex component,and minimise this hardware require-
ment by multiplexing a single element to perform sequentially all of 
the N multiplications required within one filter cycle. The band-
width of these processors is necessarily restricted by the rate of 
the multiplier. Parallel processors rely on simultaneous parallel 
computation and accumulation of N multiplications. The filter sample 
rate may thus equal the multiplier rate at the expense of hardware 
complexity. 
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The classical parallel-form filter architecure, shown in 
Figure 2.1, is based on a serial-in-parallel-out (SIPO), or 'tapped 
delay line' structure. The output of each tap is coefficient-weighted 
and the individual products are summed. Several integrated filter 
realisations based on this popular architecture have been reported. 
The tapped delay line need not necessarily comprise one element, however, 
so long as the appropriate signal delay functions are attained. Figure 
2.2 shows how separate, untapped delay lines might be used, thus avoiding 
the implementation of taps which may adversely affect the high speed 
performance of a single delay line. 
The individual transfer functions of each of the weighted delay 
strings are not altered by siting the coefficient multipliers at their 
inputs, as in Figure 2.3. Indeed the outputs from the delay lines may 
be more easily summed than those of the multipliers. A commercial 
device using exactly this architecture has recently been reported by 
Weckler. 64 
In certain cases this simplified summation procedure may be 
incorporated at each input of a parallel-in-serial-out (PISO) structure, 
as shown in Figure 2.4. Such structures may be readily integrated, 
and the high speed programmable filter reported by White et. al 68 uses 
this architecture. 
A clever extension of this technique to serial form using a single 
multiplier has been reported by Gooding 62 , and is shown in Figure 2.5. 
The weighted input samples are here formed serially and stored in a 
SIPO at a rapid clock rate, before being presented in parallel to the 
PISO at the normal filter sample rate. Note that a recirculating (and 







- T= -77 
Figure 2.1: Classical parallel form architecture 
based on tapped delay line 
Figure 2.2: Parallel form architecture using 
multiple untapped delay lines 
IT 
Figure 2.3: Parallel form architecture using multiple 









Figure 2.5: Serial form architecture using separately 
clocked SIPO and PISO structures 
I 
Figure 2.6: Parallel form architecture with 
reci:rcul ati ng coeffi cient store 
19 
Figure 2.7: Fully recirculating serial form architecture 
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Figure 2.6 shows a further architecture using a recirculating 
coefficient store, but with parallel multiplication. This structure 
has been adopted by Haque and Copeland 57 for integrated filter real-
isations not requiring an analogue (signal) tapped delay line. This 
feature obviates the CCD requirement, and so may utilise a simpler 
linear MOS technology. 
The final architecture shown in Figure 2.7 is a serial form 
employing recirculating signal and coefficient registers. This is 
a well known system configuration 5 ,6 but no integrated realisation has 
yet been reported. 
2.2 ANALOGUE VERSUS DIGITAL PROCESSING 
Convolvers based on purely digital components suffer from the 
disadvantage that when they are used to process analogue signals 
as is often required - analogue to digital (a./d.) conversion is 
implied, at least at the signal input. For integrated digital real-
isations the size and power of the multiplier restrict the choice of 
architecture to the serial form , and the filter bandwidth and number 
of points must be limited by the maximum rate of this multiplier. 
Digital storage however is conveniently simple and reliable, and may 
be extended arbitrarily to any required accuracy. However, the 
integrated area of these storage cells, and of the digital multiplier, 
are severe deterents to any monolithic realisation. 
Processors using analogue circuit techniques benefit from dense, 
fast processing at the expense of limited accuracy and dynamic range. 
The performance of analogue circuitry is also less well contained than 
equivalent digital systems. However, more direct functional real-
isations are feasible and this advantage may outweigh the inherent 
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problems for certain applications. 
A specific advantage of the use of purely analogue techniques is 
the feasibility of direct analogue-analogue multiplication using one 
or two MOS transistors 26127159 . The spatial economy of these elements 
allows the integration of dense parallel form processors with corres- 
ponding bandwidth advantages. Furthermore analogue coefficient storage 
is implied, and MOS capacitors offer a compact solution. 
In the same technology bucket-brigade 
14 and charge-coupled 
device 1  analogue shift registers permit the integration of SIPO and 
PISO elements which form the bases of many parallel processor realisations. 
Information within these delay lines is progressively degraded however, 
making recirculating analogue stores largely impractical. In addition, 
this degradation generally imposes an upper limit on the time-bandwidth 
product of signals to be processed in non-recirculating delay lines. 
However, values of Bid  up to 1000 are normally feasible, so only 
exceptionally long matched filter applications are precluded. Thermal 
leakage within CTDs furtherlimits the total signal delay that may be 
associated with any one device, to around one second at room temperature. 
The faster recirculation and regeneration rates of the serial digital 
processors generally obviate this problem. 
The best features of both analogue and digital techniques may be 
combined by using an analogue signal channel and a digital reference, 
in a parallel form realisation. The multiplier requirement is 
relaxed where a single bit reference is suitable and, consequently the 
hardware complexity of the processor is reduced. References of 
higher resolution may be effected by running these units in parallel. 5 
Alternatively,a multibit reference may be used with multiplying d./a. 
converters at each filter point. 6 	The complexity of this approach 
22 
Convolver type 
Speed Packing Density Accuracy Features Configuration Mode 
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analogue high restricted by 
analogue reference 
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Table 21: Sumary of convolver real.isations 
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limits the filter packing density, but a good combination of bandwidth 
and accuracy may be achieved. 
The features of these various combinations of digital and 
analogue, and serial and parallel realisations are suniiarised in Table 
2.1. 
2.3 A SPECIFIC ARCHITECTURE 
From Table 2.1 many tradeoffs are evident; there is clearly a 
wide choice available to suit any particular signal processing 
requirement. A prime aim of this work is the integration of a 
filter with a maximum number of points, subject to the restrictions 
that the device be cascadeableand capable of attaining multibit 
coefficient accuracy at sonar bandwidths. Under these conditions the 
parallel, analogue architectures offer the greatest packing density. 
Of these, architecures based on multiple delay lines clearly suffer 
an area disadvantage, as do PISO-based structures, especially where 
large numbers of filter points are to be integrated. 	This arises 
because the delay-line area must be allowed to increase along with the 
amount of charge that is being summed. 
This not only leads to a direct area penalty (which increases in 
arithmetic progression) but also complicates the layout of the remainder 
of the chip because of the triangular shape which emerges. 
Conversely,the SIPO element allows a single charge packet to be 
detected, or tapped, many times within the same delay line, which 
maintains a uniform size. Here taps may be added by simply extending 
the delay line, with a minimal linear increase in layout area. The 
potential restriction of bandwidth which was previously noted is not 
of concern at sonar frequencies. 
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The programmable filter architecture to be developed here is 
thus a parallel, analogue form based on a SIPO delay-line structure 
offering maximum integration packing density. 
The chosen filter architecture shown in Figure 2.8 is both simple 
and compact, involving the minimum of signal manipulatbn and integrated 
silicon area. It is a direct realisation of the classical transversal 
filter and can be implemented using linear CTD and MOS component 
technology. 
The signal register is formed from a tapped analogue CCD-delay 
line,which simultaneously realises the signal storage and time-shift 
operations required in the correlation sum. CCD realisation of this 
element is optimum for these applications, in that the analogue time-
delay and shift processes are achieved naturally, with the most 
economical use of silicon area. 
BecauEe 	CCDsignal register provides the necessary time-shift 
process, a stationary analogue reference register is sufficient, supplying 
the weighting values to the multipliers in parallel form. An electrically 
simple and physically compact realisation of this element uses discrete 
MOS capacitors for analogue voltage memory. These feed the multiplier 
reference terminals via buffer amplifiers, and reference values are 
updated individually via a single, digitally multiplexed analogue input 
bus. 
This static analogue reference memory implies a simpler chip 
structure than filters which employ both dynamic signal and reference 
registers. Note that it is possible to exchànge.the signal and ref-
erence register functions (such that the signal is loaded into the 
static register, and the reference coefficients are time shifted and 










Figure 2.8: Block diagram of parallel form, 
analogue/analogue PTF 
T. 
As previously discussed, analogue coefficient storage is by nature 
dynamic and thus may require some form of dedicated, external memory 
for refresh purposes, as shown in Figure 2.6. Despite this two- 
level memory requirement, the arrangement is still optimally compact 
for filters of more than (approximately) 32 points,because of the 
relative simplicity of the analogue multipliers compared with the 
multiplying DAC structures implied with a single digital-reference 
memory architecture. 
For general purpose signal processing, accurate multiplication 
of the signal and reference (weighting coefficient) samples is required 
at each filter point. Nowitiswell known that MOS transistors, operating 
in the triode" region, potentially offer a compact multiplying element. 
Realisations have suffered, however, from, poor accuracy and dynamic 
range in addition to long-term stability and drift problems. For this 
reason, amultiplication arrangement has been developed around a single 
MOS transistor which gives much improved performance over contemporary 
real i sations. 
The operation and performance of each of these elements is 
described in detail in the following chapters. Before this however, a 
chapter on CCD and MOST device theory is included,so that their perform-
ance may be better understood. 
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CHAPTER THREE : CCD AND 'MOST FUNDAMENTALS 
The potential of MOS technology to realise linear analogue circuits, 
together with 'CCD delay lines, makes it extremely suitable for LSI 
implementation of the programable transversal filter. MOS technology 
linear and digital 
me chip. 35 ' 37 
programmable filter 
theory be clearly 
proposessome simple 
in the UK has developed to the extend that CCD, and 
MOS circuitry may be successfully combined on the s 
Since all of these aspects are fully exploited in a 
realisation, it is important that their fundamental 
understood. This chapter sets out that theory, and 
engineering design models. 
3.1 THE MOS CAPACITOR 
The operation of all MOS elements stems from the theory of the 
MOS capacitor, shown in cross-section in Figure 3.1. The advantage of 
this simple Metal-Oxide-Semiconductor structure lies in the unique 
ability of the' gate to electrically control a group, or flow, of 
minority carriers at the surface of the semiconductor underneath. All 
of the devices reported here use a p-type silicon substrate and 
nomenclature is consistent with this throughout. The gate material 
may be aluminium, or heavily doped polysilicon, and the insulator is 
commonly silicon dioxide. 
For low gate voltages no useful operation results, but as V is 
increased, majority carriers within the semiconductor are repelled 
from the surface to form a depletion region. As the gate voltage 
is further increased,past a notional 'threshold' voltage,free 
Ectrode r 






Figure 3.1: The MOS capacitor 
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Figure 3.2: The potential well concept 
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minority carriers (electrons) bea.me attracted to the electrode, 
and gather in an inversion layer at the semiconductor surface. 
In the case of the MOS transistor,these minority carriers originate 
from nearby n diffusions. For the CCD, packets of carriers are 
transferred between closely spaced MOS capacitors.. Note that in all 
cases the inversion charge layer is isolated from its surroundings by 
the depletion region, and is totally under the control of the gate 
voltage. 
A mathematical relationship may be determined between the gate 
voltage V 
 G9 
 the semiconductor surface potential O S 9 and the quantity of 
charge beneath the gate Q5 . This relationship has been well studied by 
Sze2 and others. By integrating the one-dimensional Poisson equation 
twice about a line perpendicular to the surface, the following result 
may be obtained; 8 
QS 
OS  = (V- VFB) + 	+ VA - { 2VA [(VG - VFB) ~ 	 + 
VA}, (3.1) 
where VEB  is the so-called 'flat-band' voltage, at which inversion 
commences, VA is a process dependent constant given byNE 0E 5/CO3 and 
CO 
 is the oxide capacitance beneaththe gate. VA  is small (typically 
0.3V),and so the square root may usually be neglected at normal 
working voltages,so: 
QS 
(VG - VFB) + ç + VAe 
(3.2) 
In simple terms, the surface potential increases with increasing gate 
voltage, but decreases with the amount of (-ye) charge stored. 
30 
3.2 THE POTENTIAL WELL CONCEPT 
The relationship of equation (3.2) leads to the concept of the 
'potential well' illustrated in Figure 3.2. The surface potential 
OS 
 is plotted downwards underneath the electrode, and the 'depth' 
of this well is initially determined by the voltage applied to the 
gate. As charge is trapped,the surface potential falls and the well 
'fills up'. The trapped charge is thus visualised as a liquid 
filling the potential well created underneath the electrode. 
3.3 CHARGE TRANSFER AND THE CHARGE COUPLED DEVICE 
In a search for an electronic analogue to magnetic bubble 
devices, Boyle and Smith' conceived in 1969 the Charge Coupled Device 
(CCD). The principle of the CCD is that of a controlled manipulation 
of discrete packets of minority carriers between closely spaced MOS 
capacitors. Allowing the amplitude of these charge packets to re-
present sampled signal information implicates the CCD as a direct 
vehicle, for signal processing. 
Consider the directional transfer of charge packets along a 
series of closely spaced electrodes, as shown in Figure 3.3. We 
begin at time t,,with one of the electrodes at a high potential (on), 
with a charge packet held in the resultant potential well. If an 
adjacent electrode is now turned on, t 2 , the potential wells overlap 
and charge flows between them until the surface potential is in 
equilibrium. If the first electrode is now turned off, t 3 , the 
remaining charge is all transferred to the second electrode. In order 
to prevent the backward flow of charge, and to ensure isolation from 
the following charge packet, a third electrode is required. In fact 
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Figure 3.3: Charge transfer in a 3-phase CCD 
	
Figure 3.4: Charge transfer in a 2-phase CCD 
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electrodes per charge packet, comonly driven by a three-phase over-
lapping clock. In this way, charge is transferred between the phase 1 
and phase 2 electrodes, then between phase 2 and phase 3 and so on, 
cyclically along the register. 
The 3 phase system may be simplified by introducing asyrnetrical 
electrodes which automatically block backward charge transfer; the 
arrangement is shown schematically in Figure 3.4. Each electrode 
now consists of two parts separated by a potential step; charge packets 
naturally prefer that part at the higher potential, whilst that at the 
lower potential blocks backward charge flow. Such a scheme requires 
only two non-overlapping clock phases,which are simpler to generate. 
The potential step is achieved in practice either by depositing the 
electrodes over oxide steps (remembering that 05 cLC 0 1 ), or by using 
a selective channel implant to alter the surface potential. 
Both charge transfer schemes may benefit from a trick which allows 
a p-phase CCD to be driven by a (p-l) phase clock, again simplifying 
drive requirements. The technique involves biasing one phase-group 
of electrodes at a d.c. potential,approxiniately midway between the 
clock-on and clock-off potentials. Charge is transferred underneath 
these electrodes when the preceding electrodes turn off, and is 
transferred from them to the following electrodes when they turn on. 
The operation of a conventional 2 phase device in this way is shown 
in Figure 3.5. Clearly this represents the simplest device to operate, 
as only a single-phase clock waveform is required. The technique is 
often referred to as pseudo (P-1 ) phase, or as (P-I)i phase clocking. 
E.g. the 2-phase structure becomes pseudo-1 phase, or li phase. 
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Figure 3.5: Single phase CCD 
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channel CCDs. 	Surface channel CCDs use a uniformly doped substrate 
so that charge packets reside at, and are transferred along, the semi-
conductor surface, where their potential minimum exists. Unfortunately, 
unsatisfied crystal lattice bonds exist at this surface,which can trap 
minority carriers and interfere with the charge transfer process. 222 
Now the potential minimum can be moved a short distance into the 
bulk of the substrate, so that charge packets avoid the surface 
entirely, by introducing a surface layer of opposite polarity to the 
rest of the substrate, using impurity diffusion or implantation. 36 
The resulting structure is a buried channel CCD.. Because the charge 
packets reside further away from the electrodes the charge storage 
capacity is reduced, and non-liriearities are introduced into the 
charge-potential relationship. However, the transfer fringing field 
is enhanced, enabling faster operation. 
For these applications the considerations of linearity, and 
particularly storage capacity are most important; surface channel 
devices are therefore used exclusively. 
3.4 CHARGE INJECTION 
Clearly some method of generating charge packets at the input 
of the CCD is required. Now for p-type substrates, minority carriers 
(Clectrons) can be generated at the semiconductor surface from a 
heavily doped n region (called the input diode), to which electrical 
contact can be made. All electrical input techniques use such a 
diode to source charge into a metering well below an input electrode, 
such that the amount of charge present beneath the electrode is 
proportional to an input signal. This charge packet is then isolated 
and transferred down the CCD. 
35 
Several such input circuits have been devised,' 2 ' 5 , and the two 
in most common use, namely 'diode-cut-off' and 'fill-and-spill', are 
illustrated in Figures 3.6 and 3.7. In the diode-cut:-off scheme, 
Figure 3.6, the metering well is allowed to fill from the input diode 
until the surface potential has equilibrated. The charge packet 
is then isolated by a clocked input gate. The size of the charge 
packet is determined by the difference between the diode-forced surface 
potential, and the depth of the metering well when empty. The input 
signal may thus be applied either to the diode,or to the metering 
well electrode. 
Charge packet size is set by the difference between two empty-well 
surface potentials in the fill-and-spill technique of Figure 3.7. 
Once this potential difference has been established,the input diode is 
briefly pulsed low, to fill both wells with charge. As the diode 
returns to its high l.evel,charge spills from the two wells, leaving 
a trapped charge packet in the metering well. The input signal may 
be applied to either input electrode, with the other clamped at a 
suitable reference potential. 
Both input techniques offer various degrees of linearity, 
depending upon the particular connection used. However, the most 
important aspect of a CCD system is not the input charge conversion 
characteristic, but rather the total characteristic from input to 
output. 
Thus it is important to choose the input and output circuits 
in combination so that an overall linear transfer function is 
achieved, even if the charge conversion characteristics are non-linear. 
36 
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Figure 3.6: Diode-cut-off charge input technique 
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Figure 3.7: Fill-and-spill charge input technique 
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3.5 CHARGE DETECTION 
Charge packets are normally sensed either through physical 
surface contact, via a heavily doped diode region, or else within the 
CCD structure itself, through the oxide capacitance beneath a special 
sensing electrode. The latter technique has a particular attraction 
for multiple tapped CCD delays, in that the structure of the CCD 
remains intact, so charge packets may pass along the device,yet be 
periodically sensed without interference to the charge transfer 
process. 
In fairness this could also be true of the diode technique, 
with charge transfer into,and then out of, the diode in.bucket_brigade3k 
fashion. Howeverbucket-brigade charge transfer is less efficient and 
noisier than that within an intact CCD. 
In Chapter 4 the theory of the, floating-gate CCD tap is fully 
developed, with special regard to the realisation of high density 
tapped CCD delay lines. 
At the end of a CCD delay line,charge packets are normally 
permanently removed through a single output diode clamped at a high 
potential, representing a charge sink. 
3.6 CHARGE TRANSFER INEFFICIENCY 
In a real CCD the charge packets are never perfectly transferred 
between locations; a small residual fraction is left behind. This 
smearing leads to a first order frequency-dependent attenuation, and 
account must therefore be taken of this effect in any CCD application. 
Charge transfer inefficiency stems from two sources; 
IN 
(i) 	Imperfect Free Charge Transfer. There are three basic 
charge transfer mechanisms; 9  drift due to a self-induced 
field, thermal diffusion, and drift due to the fringing 
field imposed at the semiconductor surface by the diff -
erence in potential between adjacent electrodes. These 
effects have been studied by several authors 
1821, and in 
general require sophisticated computer techniques 89 to form 
quantitative solutions, which lack generality. Clearly the 
removal of the charge is assymptotic toward the true empty 
well condition, so that truncating the transfer process 
at a finite time T results in a charge residual which can 
be expressed as a fraction, c., of the original charge 
packet. This process sets an upper limit on clock freq-
uency for a given maximum allowable value of.  For 
surface channel devices with electrode. lengths on the order 
of 10 pm, oxide thicknesses of 0.1 pm, and clock amplitudes 
of 1OV, E f is typically 10 -1 at fc 	
51"4Hz. 
Surface State Trapping. In surface channel CCD's signal 
electrons are stored at the semiconductor-insulator inter-
face. This interface contains surface state traps, some 
of which are lower in energy than the free electrons, which 
therefore fill the exposed states and become trapped there. 
Now the filling time constant is known to be much faster 
than the equivalent emission constant. 22 Thus when a 
charge packet of any significant size occupies an area 
beneath an electrode,the surface states over that area 
are filled. When the charge packet leaves the electrode 
most of the trapped carriers remain, effectively to join 
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the following charge packet. A charge transfer 
inefficiency is induced because of the differing surface 
areas occupied by charge packets in a real potential 
well with sloping edges, as shown in Figure 3.8. Clearly 
the quantity of charge left behind at each transfer is 
directly proportional to the surface area occupied by the 
charge packet. 
If the edges of the well are assumed to slope linearly, 
and if the CCD is operated with a fixed minimum charge 
level (fat zero),which always covers the surface states 
over an area A 0 , then it can be shown" that the fractional 
residual ateach transfer, the charge transfer inefficiency 
due to surface states,is a constant, 	As may be expectedss 
this constant is proportional to the significance of the 
variation in surface area, that is 	is inversely prop- 
ortional to the electrode length, and to the potential 
gradient at the edges of the potential well. For analogue 
CCD only the potential well edges perpendicular to the 
direction of charge flow, those between the electrodes, 
are significant because the aspect ratio of the electrodes 
is large. 
Approximate expressions for E 	in terms of process- 
ing parameters may be derived,but when using acdicated 
process only the general relationships di;scussed above 
are of concern. Such processes offer c .. 	 typically in thess 
region of 0.5 x iO fl . 
Because bpth charge transfer inefficiency terms are small, their 
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Figure 3.8: Variation in surface area occupied by 
differing charge packets in a potential 




Note that 	is independent of clock frequency and thus imposes ass 
lower limit on E for low and medium clock frequencies, whereas 
will cause s.to deteriorate rapidly at high clock frequencies. 
Figure 3.9 demonstrates this variation of c with clock frequency 
for a typical surface channel CCD. The corner frequency may lie 
between 1 and 5 hHz; above this the device rapidly becomes unusable. 
Buried channel CCD can push the corner frequency to 20 MHz or more, 
as well as reducing the minimum value of cby avoiding the surface 
states al together. 
3.7 EFFECT OF CHARGE TRANSFER INEFFICIENCY ON FILTER 
0 0 flDMA M 
As an illustration of the effect of c.t.i, consider the time and 
frequency domain responses of a multiple stage CCD delay line. If 
the cumulative transfer inefficiency per stage, being p times that 
per transfer in a p-phase device, is 6 and there are N stages, then 
Table 3.1 shows the distribution of charge within the delay line at 
different time frames after the introduction of a unit impulse at 
input stage 0, time 0. The table is built up by carrying forward a 
fraction (1 - c) of each charge packet in each time frame, and 
leaving behind the remaining fraction £. The:normalised impulse 
response observed (non-destructively) at stage n is given by the 
sequence in r defined by, 












Figure 3.9: Variation of charge transfer inefficiency 





Table 3.1: Charge Distribution in a CCD Following a Unit 
Impulse Input at Stage 0, Time 0. 
44 
where r represents the residual number, r = 0 corresponding to the 
arrival of the first charge packet, r = 1 corresponding to the first 
residual, etc. 
For small 	and large n (3.4) reduces approximately to 
(1 - nE)(nc) r 
	
(3.5) 
giving an impulse response profile defined by the cumulative c.t.i. 
product nE. For most practical applications nE<.l and the impulse 
response profile takes the form of an initial pulse,followed by a 
decaying tail of residuals. The c.t..i. product of a given CCD may 
in fact be estimated by measuring the ratio of the first residual 
to the primary response,giving (n + l)E from (3.6). 
The frequency response of the CCD is obtained by considering the 
th product of the z-transform of the impulse response of a single 
stage. Thus, 7 
F (z) = 	
1 	
n 
1- z 1 
= z 	exp n(ln{l - 	- lnl -zI) 	 (3.6) 
The factor ± 	represents the expected delay and can be dis- 
regarded in such a discussion of signal degradation. The frequency 
response stems from (3.6) with the substitution 9° 




IFN(f/fc)I 	= exp [-nc(1 - cos 2Trf/f)]. 	 (3.8) 
This expression gives the frequency response of the CCD a 
characteristic bell shape, the definition of which depends upon the 
product ne. 
These expressions for the time and frequency domain response 
of an inefficient CCD are verified in Figure 3.10, which shows 
impulse and frequency response measurements taken at two points on 
an experimental tapped CCD delay line (the design of which is 
reported later). The two impulse response photographs demonstrate 
the expected profile, and indicate cumulative c.t.i.. products nc, 
of 0.19 and 0.38 respectively. The theoretical frequency responses 
generated from (3.10) using these values agree well with the 
measured responses. 
Signal degradation due to charge transfer inefficiency effect-
ively limits the maximum filter length that may be used in any 
given application. In matched filtering applications, charge 
transfer inefficiency can cause a reduction in correlation peak 
sharpness and magnitude, as the 'match' becomes more imperfect. 
Analysis of this effect is complex, though computer simulation 
using (3.4) is feasible. 
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Figure 3.10: Impulse and frequency responses of an 
inefficient tapped delay line 
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3.8 MULTIPLE SAMPLING TECHNIQUES 
For application of the CCD as a tapped delay line, a natural 
choice is to tap at every stage, as shown schematically in Figure 
3.11(a). Now in an integrated filter realisation the cell circuitry 
might impose a minimum physical tapping pitch. 	This pitch may 
enforce CCD electrode lengths above those suitable for complete charge 
transfer at the maximum clock rate envisaged. Thus for operation at 
megahertz clock rates, surface channel electrode lengths should not 
generally exceed approximately lOim. If the filter cell pitch implies 
electrode dimensions much longer than this, then it may be necessary 
to include more than one CCD stage between taps (and operate at a 
higher clock rate to achieve the same delay), as shown in Figure 
3.11(b). 
Including more transfers between each tap would appear to 
increase the c.t.i. induced at medium clock frequencies by surface 
trapping, both because of the increased significance of the edge 
effect with shorter electrodes, and because of the increased number 
of transfers. However, if the signal bandwidth is still determined 
by the tap delay, some oversampling redundancy is present and this 
serves to reduce the effect. 
There are several ways of exploiting oversampling redundancy91192 , 
but the most efficient is the multiple sampling technique illustrated 
in Figure 3.11(b) for two-stage redundancy. One input signal sample 
is held and injected into the delay line in two identical successive 
fs 












charge packets, and the second charge packet of each pair is sampied 
at the tap outputs. The charge loss of the second packet by transfer 
inefficiency is compensated by the (ideally) identical loss of the 
leading packet during each transfer. The leading charge packet also 
blocks the residual effect of preceding signal samples. 
The impulse response of the double4sampling scheme is obtained 
by considering alternate terms of the conventional response (3.4) 
to two adjacent impulses, and allowing for 2ri stages between n 
taps 92 ; 
2n' 	,2r 	, 2n (2n + 2r) 	0 + 2r + 1 ) 	 e ) 	, 	 (3.10) 2r 2n 
where c ' is the new c.t.i; per reduced-length CCD stage. 
Figures 3J2(a) and (b) illustrate the beneficial use of the 
double-sampling scheme on a tapped delay line. 	The first trace 
shows the impulse response of a conventionally operated CCD after 
26 three-phase stages, clocking at 10 kHz. The second trace shows 
an improved impulse response from the same device after 52 stages, 
using a double-sampling scheme at 20 KHz. 	The total delay is 
the same in both cases, but the response of the double-sampling 





Figure 3.12: Transfer inefficiency improvement using 
double sampling 
conventional impulse response after 26 CCD stages 
c = 10 kHz 
impulse response after 52 CCD stages using double 
sampling technique @ fc = 20 kHz, post tap sampling 
= 10 kHz. 
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Other techniques which exploit redundancy are possible, such as 
alternate-zero sampling and 'continuous double-rate sampling 92 , but 
neither of these betters the response of (3.10). Thus where 
multiple CCD stages must be included between taps to ensure high 
frequency operation, a multiple sampling technique should be used 
to obtain the best impulse response. 
3.9 DARK CURRENT 
In addition to charge transfer inefficiency,the CCD suffers one 
other primary limitation, involving leakage of thermally generated 
minority carriers into the signal charge packets. Thermal excitation 
generates electron-hole pairs in the depletion regions beneath the 
CCD electrodes. The minority carriers are attracted to the potential 
minimum at the semiconductor surface, where they are indistinguish-
able from the signal charge. In a continuously clocked CCD this 
thermally generated charge results in a quiescent 1 offset', which 
builds up uniformly along the delay line and limits the time a 
signal may stay in the device before significant degradation occurs. 





where A is the total area of one CCD cell, and f is the clock frequency. 
is the dark current surface density whichis exponentially temp-
erature,dependent (through the intrinsic equilibrium carrier density), 
and typically has a value between 5 and 50 nA/cm 2 , limiting total storage 
52 
times to the order of 1 second. 
Therefore,while c.t.i. limits the total number of CCD stages 
that may be used, dark current limits the total time that may be 
spent in any one device. Both processes are noisy and thus further 
limit device performance. This aspect is treated in Chapter 9. 
Note that the quiescent dark current offset can be blocked 
between cascaded devices by a.c. coupling. Thus it is only the total 
time within any one device that is limited. 
3.10 THE MOS TRANSISTOR 
The upper electrode of an MOS capacitor can be used to invert 
and control a conduction channel between two heavily doped (source 
and drain) regions as shown in Figure 3.13(a). Such an arrangement 
is termed an MOS transistor, having source, drain and gate connections. 
Figure 3.13(b) shows typical simplified channel current characteristics 
as a function of the controlling gate voltage. Note that, for a 
given gate voltage, the channel current initially rises for increases 
in drain-source voltage. Above a certain point however there is no 
further increase in channel current and the device is said to be 
saturated. Below a certain gate-source voltage, known as the thres- 
hold voltage 	, no channel current flows at all since the channel is no 
longer inverted and the device is said to be cut-off. 
The first order equations which describe the characteristics of 
Figure 3.12 are (after Crawford 6 ); 
2 
In region 1: 	I s = 	o 
14 
([V05 - VT] VDS - VDS) (3.12) (a) 
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o w 
In region 2: 	'OS = T r (VGS - V ) T0 (3.12 )(b) 
where 	= PC 0 ,( ( a process dependent gain constant) 
	
w 	= Transistor width 
L 	= Transistor length (source to drain) 
VT = Threshold voltage. 
0 
Clearly the 'gain' of a transistor may be controlled by the 
width:length (or aspect) ratio when the geometry of the device is 
defined 	at the layout stage. Typical values of 	for oxide thick- 
0 
nesses of 800 A, are 25 pA/V 2 , and VT  may be varied according to 
0 
requirements by locally controlling the substrate doping density 
N
A 
 Devices having several different values of VT  may be achieve 
on one chip by using different masks to define different (ion-
implanted) doping levels. Processes may offer one or more standard 
values to be used. Typical values range from -by to +1OV. 
When designing linear MOST circuitry the simplified character-
istic equations are often insufficient,and it becomes necessary to 
consider three dominant second-order effects. 
(a) 	Body effect. The threshold voltage is not constant, but 
becomes more positive as the source-substrate bias VSB 
is increased. Thus the true threshold voltage is given 
by; 
VT 	= VT +IIVSB  + 2F 	
(3.13) 
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Figure 3.13: The MOS transistor 
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where y= I Nqc0/CO2  which is typically in th.erange 
0.3 - 1.3, and 2F 	0.6V in silicon. 
(b) 	Channel length modulation. The drain current does not 
remain constant in saturation, but increases slightly 
with drain voltage. This occurs because the width of the 
depletion region around the drain increases with the drain 
voltage, so shortening the channel length L. This effect 
modifies the drain current expressions by a factor 2 
L___________ 
L 	V2(Vos - DS 	)/qN 	
(3.14) 
sat 
where L = real channel length. This induces a finite 
small signal drain conductance insaturation, which is 
rninirnised for long channels. Thus stages which rely on a 
saturated MOST current source may deliberately use a long 
channel geometry. 
(c) 	Field dependent mobility. The mobility,p,of minority 
carriers in the MOST channel is not constant, but depends 
inveriy upon the gate-induced electric field., To first 
order this modifies the gain constant 0 to 6 ; 
C0 
= 1 + 9 (VGS - VT) 	
(3.15) 
where 8 is an empirical constant, typically in the range ±0.05. 
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3.11 LINEAR MOST CIRCUITS 
As well as its conTnon switching application in digital circuit 
realisations, the MOST is a useful linear component, 32 findiing 
application within buffer stages and inverting amplifiers (which may 
ultimately form operational amplifiers), and also as a linear 
multiplying element. Two of these circuits, the high input impedance 
source follower buffer, and the high gain inverter are analysed in 
Appendix II . Both find common use within the filter realisations 
described here. The more sophisticated realisations, of multipliers 
and operational amplifiers, are the individual subjects of subsequent 
chapters. 
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CHAPTER FOUR : CCD TAPPED DELAY LINES 
The CCD offers great potential in forming a compact analogue 
delay element. However if it is to be useful in realising the 
programmable filter, then a method of achieving multiple staggered-
delay tap outputs is required. Furthermore, if a high integration 
density is to be achieved, this method must imply a minimum of 
silicon area per output,and be easily expandable to any required 
number of taps. 
Equally crucial to the success of such a scheme is the avail-
ability of a complementary input technique which will result in a 
linear overall transfer function, from signal input to tap output. 
The theory and practice of such a tapping scheme and an associated 
input technique are fully developed in this Chapter. 
A suitable tapping technique, involving non-destructive sensing 
of charge along a single CCD channel, is that of Floating Gate Reset 
(FGR) tapping. This scheme, originally suggested by MacLennan 3 ' 11 , 
allows a single charge packet passing along a CCD to be repeatedly 
sensed without obstructing its passage. FGR tapping is elegant and 
compact, the layout area increasing linearly as more points are added, 
by simply extending the single CCD channel. 
Examination of charge injection techniques shows that the diode-
cut-off scheme' 2 is a most suitable complement to the FGR tap, 
providing a simple, edge-sampling signal input. When combined with a 
dummy tap, this input technique offers the desired ideal linear transfer 
function from signal input to FGR tap output. 
4.1 FGR TAPPING FUNDAMENTALS 
A simplified diagram of a floating gate reset (FGR) tap is shown 
in Figure 4.1. The tap itself is a normally formed electrode within 
the CCD channel, but it is not connected to any of the clock phases. 
Instead, whilst the potential well under the electrode is empty of 
charge, the tap is reset to a reference voltage, V R9 
 and is then 
isolated, or allowed to 'float'. Any charge which is subsequently 
injected underneath this tap electrode is sensed through the oxide 
capacitance stimulating a charge redistribution within the tap 
structure and causing a change in the tap potential, in some proportion 
to the magnitude of the charge packet injected. This tap voltage is 
buffered to provide a signal output at low impedance, using a MOST 
source-follower. 
Although the charge packet transduces a voltage change in the tap, 
it still remains within the CCD channel and is available for further 
transfer. Clearly when the charge packet is removed, a reverse process 
takes place, and the tap must return to its original reference potential. 
if the principles of charge conservation apply. However, gradual charge 
leakage from the sensing node is likely to occur, and so the tap must 
periodically be reset. 
In practice the CCD clocks are used to inject,and then to remove 
the charge packets to and from the tap.,in a J phase operation. It is 
convenient also to use one of the available CCD clocks for the reset 
operation. Details of these modes of reset, injection, and removal 
are considered in the following sections. 
A capacitive model of the tap structure for a surface-channel 
CCD is shown in Figure 4.1(b), where the total depletion and oxide 
capacitances underneath the tap electrode are given by CD  and C0 
VR 	reset clock 
CCD clocks 	 T  
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Figure 4.1: FGR tap principles 
Schematic 
Capacitive model 
Variation of tap potential with indected charge 
WO 
respectively, and CL represents the total load on the tap external 
to the CCD channel, including strays and bufifer input capacitance. 
A rigorous solution for the change in tap potential, Vtap upon the 
introduction of a charge packet, Q S , is complicated by the variation 
of the depletion capacitance with surface potential, Ø. However, 
such a solution has been obtained by MacLennan 11 , who considered 
the characteristic equations; 
QSCO 
Vtap = COCD +  C  D C  L + COCL 
(4.1) 
= C 	 (4.2) CD 	0 20 
= VVFB + 	+ VA - 2VA[(VG 	VFB) ~ 	 + V 2 } 
(4.3) 
Their simultaneous solution gives a 
6th  -order polynomial in Vtap 
that may be solved numerically, to give a transfer function of the 






which is a good approximation to (4.1) for CD:<<(CQ or  CL).  This 
inequality is improved when the substrate doping is small, or when 
a negative substrate bias is applied. 
The inclusion of a non-clocked electrode within the CCD structure 
can reduce its charge-handling capability,and the connection of that 
electrode in floating gate mode will exaggerate this effect. Care 
must therefore be taken that a useful dynamic range is obtained, in 
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terms both of tke magnitude of the tap output voltage, and of the 
size of the charge packet itself. 
Consider the surface potential underneath the tap as a function 
of the tap voltage, as shown in Figure 4.2. In general the useful 
surface potential range will be limited, by conditions applying to the 
CCD electrodes on either side of the tap, to a maximum value 
Now assume that a charge packet Q 
tap 
 fills this well, then from 
the capacitive model of Figure 4.1(b), 
COCL 
tap = 	max (CD 	C0 + C 	
(4.5) 
COCL 
0max C0 + CL 	
(4.6) 
Note that the capacitive multiplying factor in (4.6) is simply C 0 
for non-floating electrodes. The reduced charge-handling capability 
of the floating electrode stems from a feedback effect between the 
electrode potential and the surface potential below it. As electrons 
are injected underneath the electrode, its potential is lowered and 
thus the effective potential-well depth is reduced. 
Combining (4.4) and (4.6) gives, 
C0 
Vtap 	0max C0 + CL 
(4.7) 
Clearly minimising CL  will maximise the tap output voltage, but this 
may reduce Q 
tap 
 unacceptably through (4.6). Conventionally dynamic 
range may always be improved by increasing the width of the CCD channel, 
and hence its charge-carrying capacity in proportion; the dominant 






Figure 4.2: Maximum charge handling condition for 
a floating-gate tap 
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root of gate area. However, if C0 >> CL for a tapped delay line, then 
the maximum size of the charge packet may be fixed through CL  (4.6),and 
it can become detrimental to further increase C 0 . 
Given sufficient noise data on the process concerned some optimum 
theoretical compromise between C 0 and CL  may be found. Such information 
is often not available however, and in any case CL  and C0 are practically 
subject to minimum and maximum limits from consideration of the topology 
and area of the layout. To simplify the design process for application 
of such a multi-tapped delay line in a high-density PIE, a useful 
practical conditiion is: 
- 	CL =C0 . 	 (4.7) 
One further point must be made concerning the use of FGR taps 
within CCD delay lines, relating to their effect on charge-transfer 
inefficiency. At low clock frequencies, well below the 'corner' 
at which free charge transfer effects dominate, fast-interface-state 
trapping limits c.t.i. to approximately 0.5 x 10 -1 per transfer for 
surface channel devices. 35 These effects are not well understood 
but we may conclude that, where the inclusion of the tap results in 
a weakened fringing field between electrode edges, the c.t.i. may 
be adversely affected. No practical comparison is available, but 
measurements on processed filters demonstrate average values of c.t.i. 
still within the region of 0.5 x io 	per transfer, allowing suitable 
operation in all of the applications envisaged. 
4.2 DIODE - CUT - OFF INPUT 
Although the intrinsic charge-voltage transfer characteristic 
of the FGR tap is not linear (Figure 4.1(c)), an overall voltage 
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transfer function which is so may be obtained by employing a suitable 
input technique. Consider initially a tap structure with a constant 
load capacitance CL. It can be seen from the capacitive model of 
Figure 4.1(b) that a linear relationship does exist between a change 
in surface potential,and the corresponding signal appearing at the 
tap gate, such that 
As CO 
Vtap = CO + CL ' 
	 (4.9) 
where AOS
is the applied change in surface potential. By using 
an input method which sets the surface potential directly (e.g. the 
diode-cut-off technique)' 2 ,and an FGR tap structure in place of the 
metering well, as shown in Figure 4.3, it is thus possible to obtain 
a linear input/output relationship at the metering tap. The amount 
of charge trapped will not be a linear function of the signal but, 
when transferred along the register, it will give rise to identical 
linear output signals that are an exact replica of those at the 
metering tap. Care must betaken that the electrical conditions 
present at the metering tap are identical to those at subsequent 
output taps. 
Operation of the diode-cut-off input stage is shown in Figures 
4.3 and 4.4. Whilst the clock applied to the electrode following 
the tap is off,an input gate is opened and the surface potential 
underneath the metering electrode is set by charge flooding from the 
input diode. Once the surface potential has settled, the input gate 
is shut off and the resultant trapped charge packet, representing the 
required signal sample, is available for transfer. Note that the 








Figure 4.3: Diode-cut-off input structure 
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Figure 4.4: Diode-cut-off timing 
for any pre-input sample-hold stage. The gain of the voltage transfer 
function is given by 
Av 	c0+ CL 	
(4.10) 
which is always less than unity, and may be closer to 0.5. 
In general the load capacitance CL  is not ideally constant, nor 
is the voltage buffer following the tap ideally linear, however for 
normal signal amplitudes and processing conditions neither effect 
distorts the output signal by more than approximately .1% (-60dB). 
Partitioning of the residual charge underneath the closing input 
gate is a possible problem however. According to the rate of this 
falling edge,a proportion of the charge will be pushed forward into 
the metering well, resulting in a non-linear error in the signal 
sample. This effect may be minimised by using a slow falling edge, 
or by reducing the size of the input gate relative to that of the 
metering well. 
4.3 FGR TAPPED DELAY LINE EXAMPLE I 
A photomicrograph of an experimental metal-gate FGR-tapped CCD 
delay line section is shown in Figure 4.5. This register is used in 
a 64-point PTF realisation which is described later. To obtain an 
optimum filter layout, taps from the CCD must emerge at a pitch of 
minimum dimension suitable for integration of the remainder of the 
filter cell circuitry. On the SET process used for this realisation 
the minimum filter cell pitch achievable is 56im. 
Such a metal-gate process offers a 3-electrode CCD cell for 3-
phase.or 2 phase operation. In this case two CCD cells may be 
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Figure 4.5: Photomicrograph of input stage and initial 
sections of a metal-gate FGR tapped CCD 
delay line 
CC D 
incorporated between taps to yield a suitable average electrode 
length of 9 i.im. The alternately tapped structure permits a reduction 
in c.t.i. effects, either by over-sampling the input signal at twice 
the necessary frequency, or by using a double-sampling scheme and 
monitoring only alternate samples at the tap outputs. 92 
Each cell of the tapped delay line, shown schematically in Figure 
4.6, comprises two 3-electrode CCD stages; the first being fully clocked 
3-phase, and the second being 2k-phase clocked with the third electrode 
isolated as a floating-gate tap. The tap incorporates a reset tran-
sistor Ml, and a source follower buffer M2, M3. 
Electrode lengths represent final values in im,a1lowing for 1 ]im 
interelectrode gaps. These lengths were ratioed in an attempt to 
maximise charge transfer efficiency, by making longest those electrodes 
with the weakest fringing fields. 93 The CCD width was chosen to satisfy 
the CO = CL compromise. In this technology, where CCD electrodes 
are well isolated, the tap load capacitance CL  is dominated by the input 
capacitance of the tap buffer s and by stray capacitance outside the CCD 
channel. For this configuration then; 
CO = C= 0.3 pF. 	 (4.11) 
These values give the following tap sensitivity relationships; 
- 	Co 	
0.5 	 (4.12) 
- CL =0.3 pC/volt. 	 (4.13) 
Ol 





Figure 4.6: Cell schematic of a metal-gate FGR 









Figure 4.7: CCD and tap output timing diagram. 
70 
71 
Figure 4.7 shows a timing diagram for the CCD and the tap 
output waveform. Clock phase 0 1 is conveniently used to reset the 
tap, since it complies with the conditions set out in the previous 
section. Thus the expected tap output signal, as shown in the figure, 
comprises a reset period (0 1 ) a period of isolation (02) and then a 
period in which the charge transferred underneath the tap is detected. 
Because the tap becomes isolated there is some chance of capacitively-
coupled breakthrough on the falling edges of clock phases 0 1  and 02. 
The electrodes are well isolated in this technology however, so the 
effect is slight. 
A diode-cut-off input scheme, identical to that previously 
discussed and shown in Figure 4.3, is used. However, because none 
of the three overlapping phases qualify as an input gate pulse, an 
additional input phase is required, as included in Figure 4.7. 
This FGR-tapped metal-gate CCD delay line operates successfully, 
both in discrete form as a 32-point TDL, and as a 64-point TDL in an 
integrated programmable filter. Figure 4.8 shows three oscilloscope 
photographs demonstrating performance. The photographs show; the 
complete set of clock waveforms used (c.f. Figure 4.7), the delaying 
of a sinusoidal waveform (3v p-p), and detail of the tap output wave-
form, also as shown in Figure 4.7. 
The peak linear output signal attainable with these devices was 
limited by gross distortion effects, which are attributed to spurious 
surface potential barriers between the electrodes, as discussed by 
Hobson: 8  Because the gaps between the electrodes are not electrically 
controlled this has a variable effect and leads: to non-uniform 
performance from device to device. Typical measurements for these 
devices give c.t.i. at 5.10per transfer, and total harmonic 
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distortion at -34 dB for output signals of 2V p-p, using clock 
arnplitdues of 27V. 
4.4 FGR TAPPED DELAY LINE 	EXAMPLE II 
A second FGR-tapped CCD delay line, for use in a later PTF 
realisation, has been developed in a double-level polysilicon gate 
technology. A section of the input and first taps is shown in the 
photonicrograph of Figure 4.9. This more advanced process allows 
integration of the filter cell on a pitch of 28 i.im, which also 
corresponds to the minimum realisable CCD pitch. Thus the CCD 
delay line is here tapped at every cell. 
Such a two-level process offers a 4-electrode (two-pair) CCD 
cell, for 2-phase or li-phase operation. Whilst it would seem natural 
to commonly clock the first electrode pair, and connect the second 
pair in floating-gate reset mode, using l-phase charge transfer, 
this is not a practicable scheme. A potentially serious problem 
arises in this technology through the large overlap capacitances 
between electrodes. Whilst not impairing conventional operation, this 
overlap can cause severe coupling, or breakthrough, of the clock 
waveform onto a floating tap. As much as 5V of breakthrough may occur 
from a 15V clock, reducing the tap potential sufficiently to cut off 
charge transfer. Resetting the tap to a higher potential is not a 
viable solution however, since charge transfer out of the tap would 
then be impeded. 
A more elaborate, split-phase clocking scheme has been developed 
to avoid this clock-breakthrough, though it involves driving each of 
the four electrodes within the cell separately, as shown in Figure 4.10. 
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Figure 4.9: Photomicrograph of input stage and initial 
sections of a polysilicon-gate FOR-tapped 
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Figure 4.10: Cell schematic of a polysilicon-gate FGR 
tapped delay line with operating surface 
potential diagrams 
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The electrode immediately preceding the tap is clamped to a suitable 
bias voltage to shield the tap from clock breakthrough in this 
direction, without impeding the forward transfer of charge. Note 
however, that the tap must necessarily be follQwed by a clocked elec-
trode to enable further charge transfer, this being the first electrode 
of the following cell. 
Breakthrough as this clock turns on is not a problem since the 
tap is normally then reset. (Time frame 1 in the figure). To avoid 
clock breakthrough onto the tap as this clock turns off, the following 
sequence of operations (corresponding to time frames 2 to 4) is 
requi red; 
Turn off the first electrode in the cell whilst the tap 
reset is still on, thus avoiding breakthrough; 
Turn off the reset clock, isolating the tap,and then; 
Turn off the second cell electrode, transferring charge over 
the d.c. 'wall', and into the floating tap well. 
This action is properly achieved using the split phases 0 and ' 
shown in the timing diagram of Figure 4.11. Note that phase 0 also 
satisfies the reset clock function, and that steps 3 and 4 occur in 
convenient sequence as this clock turns off. 
A complementary non-overlapping phase, 7, is required at the input 
for diode-cut-off operation, and later serves as a tap output sampling 
clock in a full filter realisation. This modified two-phase clocking 
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easily generated than the overlapping 3-phase scheme. In fact a simple 
combinational logic circuit is sufficient 65 ' 95 with gate delays 
ensuring the necessary phase relationships. The clock driver may be 
implemented in CMOS at 15V to drive the CCD directly, making the delay 
line easy to use. 
The electrode lengths shown in Figure 4.10 comply with the minimum 
limits set out in the process layout rules. The CCD width (of (1-00 i.im) 
was chosen to satisfy the Co = CL compromise. In this overlapping gate 
technology, the tap load capacitance is dominated by overlap of the 
gates adjacent to the tap, with some contribution from the buffer input. 
For this configuration; 
CO
= C L = 0.33 pF, 	 (4.14) 
giving rise to the following sensitity relationships; 
=C0 	
= 0.5  
QS 	
CL 	0.33 pC/V. 	 (4.16) 
The input structure of the experimental tapped delay line is 
shown in Figure 4.13. A dummy tap is included for charge metering, 
preceded by a sampling gate and input diode for diode-cut-off operation. 
This scheme has a drawback however. Strong breakthrough of the cut-off 
gate pulse onto the floating tap occurs through the. polysilicon. overlap 
thusdisurbing the metered charge just at the moment of cut-off. It 
is not possible here to protect the tap with a biased blocking electrode, 
since there must be direct access between diode and tap when the input 
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the dummy input tap, but this violates the tap matching condition. 
An improved TDL input structure, shown in Figure 4.14, is 
adopted in the subsequent filter realisation. The input diode and 
gate are dramatically reduced in area and feed charge to the tap 
through a small central channel.- Over the remainder of the tap width 
a standard d.c. blocking electrode is included so that, for the most 
part, this dummy tap appears in an electrical environment identical 
to the subsequent output taps in the delay line. A small square of 
fiioating diffusion (shaded) represents the only mismatch in tap load, 
and this is readily confined to the order of 1%. 
Inherent in this improved structure is a further important 
advantage. Charge partitioning from under the small cut-off gate is 
reduced to insignificant proportions. This structure might therefore 
be employed with advantage in all applications requiring a diode cut-
off input technique. 
The FGR-tapped polysilicon-gate CCD delay line operated success-
fully, in discrete form and within an integrated filter. Figure 4.15 
shows two photographs that illustrate this performance. The upper 
photograph depicts clock waveforms conforming to the timing diagram 
of Figure 4.14, and the lower photograph demonstrates the delay of an 
input sinusoidat a sample tap output, with the device clocking at 
50 KHz. The simple bi-phase reset/signal nature of the tap waveform 
is evident. 
A peak linear tap output signal of 1.5V is attained with 15V 
clocks before gross distortion effects set in. This is half the value 
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Figure 4.16: Photograph of FGR tapped-delay line module. 
Courtesy Wolfson Microelectronics Institute, Edinburgh. 
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Again the problem of potential 'humps' beneath the interelectrode 
gaps is a suspected cause; Browne 37  confirms their possible existence 
on this process. However, because the interelectrode gap is effect-
ively sealed and electrically shielded, the device characteristics 
remain stable. 
Measurements on these devices give c.t.i. at 0.5 x 10 -1 per 
transfer, or effectively 1 x 10 	per tap, and total harmonic distortion 
less than -40 dB for short-delay tap output signals at lv p-p. Cum-
ulative distortion in longer delay lines is considered in the following 
section. 
Although this experimental tapped delay line was not intended for 
application in its own right, its simplicity of operation has prompted 
the development of a printed circuit board module, shown in Figure 4.16 
The 32-tap delay lineis assembled in a 48-pin package,and is clocked 
at 15V via two standard CMOS parts, visible at the rear of the board. 
Spare gates in these devices form an on-board master clock oscillator. 
The remaining components generate and decouple the necessary bias 
voltages. 
4.5 FEEDBACK LINEARISATION 
It is possible to further linearise the CCD transfer function 
and more significantly, to attain unity through gain, by employing an 
operational amplifier at the input in a 'feedback-linearisation' 
scheme. 1 6 '17 
As shown in Figure 4.12,the CCD input stage can be included 




Figure 4.17: Principle of feedback linearisation 
L!pJ 
within the forward gain path of a voltage-follower connected 
operational amplifier. The injected charge is thus metered and 
regulated prior to launching, such that the output from the metering 
tap is forced to be an exact replica of the input signal 	, by virtue 
of the high open loop gain of the operational amplifier. Assuming 
that the gating pulse allows sufficient time for the closed loop 
to settle, any harmonic component present in the intrinsic transfer 
function is reduced by a factor 
where 	A = Mid-band open loop gain of operational amplifier, 
and 	B = through gain of CCD input stage. 
Furthermore, the overall transfer function between the signal input 
and any tap output now has a gain; 
Av = 1 - AB 
	 (4.17) 
which may be very close to unity. 
The power of this technique should not be underestimated, since 
it achieves a linear, lossless transfer function by automatic 
compensation; its effectiveness is limited only by tap matching within 
individual chips. Other techniques rely heavily on accurate antici-
pation and control of processing parameters, such as oxide thickness 
and doping density. 9 
An operational amplifier to perform this task of feedback linear-
isation has been successfully developed; details are reported in Chapter 
The nearly perfect CCD transfer function that is achieved with this 
technique is illustrated later in this Thesis in Figure 8.7. This 
shows a chirp waveform delayed through a 256 tap CCD with unity 
gain maintained to within 1%. 
4.6 EFFECTS OF TAP MATCHING AND CHARGE TRANSFER INEFFICIENCY 
ON THE CCD TRANSFER FUNCTION 
The tapping schemes discussed here depend for effective operation upon 
good matching. Conditions at the input tap must be duplicated at all 
of the output taps if identical replicas of the input signal are to be 
produced. In practice the taps will not be identically matched and 
therefore some error in gain, and in. linearity may be anticipated. 
Consider the charge-voltage sensitivity function, T = 
given in (4.1). The first order sensitivities of T to variations in 
each of the components C O3  CL and  CD  are 
DT 
- . T CL - 	CL (CD +C0) 




- CO(CD + CL) 	
0.09 (4.19) 
3C 0 	= 	 - COCD + 9DCL + COCL 
C O  
3T 
CD = 	CD(CL + CO) 	 -0.16 (4.20) 
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= 	. 	





































































To first order then the tap gains are most sensitive to variations 
in the load capacitance CL  (normally predominantly thin oxide), and 
to a lesser extent to variations in channel depletion capacitance 
CD (controlled by substrate doping density). Figure 4.18 shows 
measured variations of in the gain 	of 32 taps along one of the 
experimental tapped delay lines. There is a resultant r.m.s. tap 
gain error of 1%. 
Clearly the relevant effect of small parametric variation is 
confined to gain errors only. The linearity of the transfer 
function T, is good to within 1%, so that parametric variations of 1% 
will introduce variations in linearity, of. some 0.01%; which are 
insignificant. 
A more significant effect on linearity may be that of signal 
distortion by non-linear charge transfer inefficiency,c. It is 
commonly assumed that E is a constant, based on expected linear 
fringing fields at the edgges of each transfer site, as shown in 
Figure 4.19(a). Charge packets of increasing size are exposed to 
a linearly increasing area of fast surface states, giving rise to 
a constant value of e. The effect on charge packets is one of 
frequency-dependent attenuation guaged by the cumulative c.t.i., 
Nc, as shown in Figure 3.8. For constant c no harmonic distortion 
occurs. 8 The linear field assumption is generally;false, butoften 
a region within the potential wells may be found which sufficiently 
app roxi mates. 
Small amounts of transfer function distortion may be expected 
with the input and tapping schemes proposed here, since the charge 
packets are not perfectly linear representations of the. signal samples. 
Thus although the charge packets may be linearly attenuated, the 




Figure 4.19: Fringing field effects on exposed surface area loci 
Conventional clocked electrodes 
Floating gate tap 
signal information will become distorted. More significantly, the 
constant c approximation does not hold for an FGR tap. 
Consider the FGR tap surface potential diagram shown in 
Figure 4.19(b). As charge is injected, the depth of the well is 
reduced through variation of the electrode voltage. This causes 
charge packets of increasing magnitude to be exposed to a non-
linearly increasing area of fast surface states, as shown by the 
exaggerated locus. A constant £ no longer applies and direct cumulative 
distortion of charge packets occurs. We may expect this distortion 
to vary with signal frequency as well as with the number of taps 
passed. Figure 4.20 shows typical measured harmonic components in a 
lV p-p signal as a function of relative signal frequency after transfer 
through 256 taps, the signal having been feedback-linearised at the 
input.. 
Note that there is a definite, complicated frequency dependence. 
Since this is a cumulative effect, shorter delay lines demonstrate 
a correspondingly improved performance. 














Figure 4.20: Frequency dependent signal attenuation and 
distortion after 256 FGR taps 
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CHAPTER FIVE : MULTIPLICATION TECHNIQUES 
If a programmable transversal filter containing large numbers of 
points is to be successfully integratedthen a compact, accurate 
voltage multiplier will be required at each point. Furthermore, the 
outputs of all multipliers must be summed on-chip to provide a single 
filter output. These features are elegantly provided by the MOST 
transconductance multiplier, which forms the product of two voltages 
into a current output that can be commonly summed within an array of 
multipliers. These techniques have previously been reported by Radeka 
et al 26 ' 27 , who considered the two-transistor 4-quadrant multiplier. 
This chapter reports improvements to these techniques that realise one-
transistor 4-quadrant and 2-quadrant multipliers. 
5.1 FUNDAMENTAL THEORY 
Consider a first order approximation to the drain current  flowing 
in an MOST in the triode region: 
= 	- VT)VDS - VDS /21 
	
(5.1) 
where VGS  and V 	 are defined in Figure 5.1. Note that a possibleDS 
product term, VDSVGS  exists. If VDS  is small then; 
Is 	- VT)VDS 	
(5.2) 
This approximation forms the basis of the well-known voltage controlled 





Figure 5.1: MOS transistor definitions 
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filter realizations. However the restrictions applying to the approx-
imation enforce a poor trade-off between linearity and dynamic range. 
A more suitable multplier may be obtained by properly cancelling;:the 
undesirable terms in (5.1). 
The principle of cancellation requires the formation of a reference 
current, 'G'  which contains all of the unwanted terms. Thus we require 
to form: 
I 	=. 
0 GS0 - 
	- VDS 12] (5.3) 
where VGS  is a gate offset required to bias the MOST well into the 
0 
triode region, where these equations apply. 
The product current Ip may then be found by subtracting the 
reference current 	from I: 
I 	= IS - 10 = 	(VG5 - VGS)VDS 	 (5.4) 
or 	
'p = 	
y 	 (5.5) 
where V = VGS - VGS, and Vy = V05. 
Note that, for suitably large VGS , signals V of either sign are 
correctly accommodated. Signals Vy which are negative interchange the 
definition of thesource and drain terminals,but (5.4) still applies 
since it merely contains an expression of a difference in gate voltage 
and does not depend upon any absolute value relative to the source. 
Thus 4-quadrant multiplication is possible in principle, by applying 
Vx 	 y 
with respect to a reference gate voltage VGS , and V across the 
diffused (source and drain) terminals. 
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Two realisations of the 4-quadrant multiplier algorithm are shown 
in Figure 5.2(a) and (b). Both employ external summing amplifiers 
which are common to a full array of multipliers. These amplifiers 
should provide the necessary feature of a virtual earth along the 
summing bus to which the applied voltages V are referred,and may 
transduce the currents to more useful voltages. 
The conventional 4-quadrant multiplier shown in Figure 5.2(a) 
uses two transistors to form separately but simultaneously, the two 
current components 1s and 10.  These are summed individually and the 
output is then formed from their difference. This technique suffers 
two disadvantages. Firstly the transistor pair must have carefully 
matched gains and thresholds . In practice this matching will never 
be perfect,and a small difference in gain between the transistors,of 
factor. /,results in the following product error; 
- 
'P u - I P - 	[(VGS - VT)VDS - VD$2/2] 	 (5.6) 
where 	is the product in error and I is the ideal product. 
Similarly, a difference in threshold voltage of LWT  between the tran-
sistors results in a product error; 
- 'P = [VTVDS] 
	
(5.7) 
The second disadvantage of this technique stems from the require-
ment of laying out the two matched transistors in close proximity. 
This may prove to be impossible within the small cell pitches available 
in a high density filter realisation. 
The time-multiplexed single-transistor 4-quadrant multplier of 
Figure 5.2(b) was developed to overcome the disadvantages inherent in 
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the conventional two-transistor version. The two current components, I 
and 1 0 ,are here formed through the same channel during two consecutive 
time slots by alternately switching VGS , and then VGS 
0 	X 
+ V , onto 
the gate. The output components V and V 0 are separately held and then 
differencéd to form the required product V i,. A variation on this 
technique is also shown in the figure, whereby 10  is actually cancelled 
from the summing bus using a bleed resistor R 0. During the I phase, 
10 remains cancelled,leaving only the desired product I, to occupy 
the full dynamic range of the sunning amplifier. 
Because only one channel is used, all matching errors are excluded, 
making this a more accurate technique. Furthermore only a single 
multiplying transistor must be included at each filter point. Although 
the time-multiplexed operation relies on a clocking scheme, this fits 
naturally into any CCD application. Figure 5.3 demonstrates correct 
4-quadrant multiplication of two sinusoids at 3 kHz and 300 Hz using 
the time-multiplexed single-transistor technique. 
Further simplification of the multiplier is possible in appli-
cations where multiplication by a constant weighting coefficient is 
required. If this weighting coefficient is applied as V,then the 
information given in the reference current 10  is static,and forms a 
quiescent component at the output which is unwanted in any a.c. 
coupled system. Since a primary application of the PTF is as a 
stationary-weighted a.c. coupled matched filter, this reference may 
be entirely removed, leaving the simplified single-transistor multiplier 
of Figure 5.2(c). Tap signals are applied as changes in the gate 
voltage, AVG$,  on top of the biasing level, VGS , and, from (5.1) 
Ed 	EVGS V  0s or 
Al = 	





Figure 5.3: 4-quadrant multiplication of two sinusoids using the 
time-multiplexed single-MOST multiplier 
f x = 3kHz, f = 300 Hz 
After summation these changes are detected through the quiescent 
blocking capacitor CB.. 
5.2 SUMMING TECHNIQUES 
The summing amplifiers shown in Figure 52 are required to linearly 
transduce a current I, summed on a single bus,into an output voltage 
V, whilst preserving a virtual reference, V , on the summing bus. The 
y o 
two circuits shown in Figure 5.4. achieve this specification. The 
first circuit employs an operational amplifier and feedback suming 
resistor, R8 . Through negative feedback the summing node is maintained 
at the desired reference potential, whilst the current on the bus is 
deflected entirely through R 59 across which the desired output is 
realised. This summing circuit can be slow to settle however, limiting 
its use in general to applications below approximately 100 kHz. 
The conimon-basebipolar stage offers high speed operation in a 
simple circuit,and is therefore preferred to the operational amplifier 
scheme. Here a reference voltage is applied to the pnp transistor 
base which thus provides a virtual reference voltage at the emitter, 
through the nearly constant VBE drop achieved in the active region. 
Current, I, injected at this node passes through the transistor to the 
collector, and thus through the summing resistor R 5 . Resistor RB  is 
provided to bias the stage into the active region. RB  and Rs  must 
be chosen such that correct operation is maintained over the full 
expected range of multiplier currents. 
This stage may not be integrated with the remainder of the filter, 













Figure 5.4: Summing amplifier circuits 
Operational amplifier stage 
Gornon base bipolar stage 
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5.3 SECOND ORDER LIMITATIONS 
Consideration of first-order equations has shown the MOST trans-
conductance multiplier to be theoretically perfect. It is possible 
that second-order effects may limit its performance. Of the three 
second-order terms considered in section 3.10 that of saturated channel 
length modulation does not apply here,and threshold voltage modulation 
has no effect,since all threshold terms are cancelled in the multipli-
cation algorithm. The remaining effect of field-dependent mobility is 
relevant however and becomes the dominant source of distortion within 
the multiplier. 
Field-dependent mobility causes the gain, a , of the MOST to vary 
with the applied gate voltage. Figure 5.5 shows the effect of this 
term upon the transconductance, gm , of the MOST, as a function of 
applied gate bias, using the field-dependent mobility expression of 
(3.15). The ideally constant value of transconductance, for gate bias 
into the triode region, assumes a hyperbolic function. Measurements of 
the transconductance of the multipliers used in the first of two PTF 
designs are shown in Figure 5.7. They clearly demonstrate this gate 
modulation effect. Note that operation at gate drives deep into 
the triode region should give improved linearity through a more constant 
transconductance curve. 
Consider the modified expression for drain current at gate bias 
VGS; 
- VT)VDS - V 05 2 /2 
I 	= 	 (5.9) 
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Figure 5.5: Effect of field-dependent mobility upon MOST 
transdcorductanCe 
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Figure 5.6: Effect of field dependent mobility on spectral 
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Figure 5.7: Measured transconductance characteristics 
for an MOST multiplie.r 
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Now apply a signal, V, to the gate, giving an expected change in 
current 
WVGS - VT)VDS - V0s 2 / 2 1 + VV0s 
'p = 
	
[1 + e(VGS - V1)][1 + kV 
	 I0 	
(5.10) 
where k = 8[1 + e(VGs - VT)1_1 which is <<1 and reduces for 
increasing triode region drive, (VGS - VT). Taylor expansion of the 
0 
second term in the denominator and rationalisation of significant 
terms gives; 




'p 	131 (V xVDS - kv2vos + 
	OS 	
+ 	 (5.11) 
where all further terms are of order k 2 or higher, and may be neglected, 
and the modified gain constant ' is given by: 
1 - k (VGS - VT) 
= 1 + e 	- 
	 (5.12) 
There is clearly some attenuation of the product, as may be expected, 
coupled with distortion of both signal, V, and reference, Vy = 
values. The theoretical effect of these terms upon spectra relevant 
to the multiplication of sinusoids is shown in Figure 5.6. Note that 
distinct patterns of peaks are forrnedsupp1ementary to the expected sum 
and difference frequency components. Figure 5.8 demonstrates these 
effects exactly in the measured spectrum of the product of sinusoids 
shown in Figure 5.3. This 4-quadrant multiplier is typically capable 
of linear multiplication with all harmonic products below -36 dB. 
Where a simplified multiplier for stationary tap-weights is used 
the reference distortion merely represents a source of (coherent) tap- 
- . 	 rnWic - 
iI1UUI ' 4... 
DC 	 1 kHz/cm 
O dB/cri 
105 
Figure 5.8: Measured spectral distribution of product 
of sinusoids for an MOST multiplier 
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weighterror and only the applied signal suffers harmonic distortion, 
through (5.11). Figure (5.9) shows the output spectrum of a typical 
stationary weighted sinusoid, using a deep depletion MOST multiplier. 
Note that operation deeper into the triode region here allows linear 
weighting to -46 dB t.h.d. using typical signal magnitude and bias 
conditions. 
5.4 MATCHING ERRORS 
As a multiplier is required at each point in these filter real-
isations, consideration must be given to the effects of parametric 
mismatching upon multiplier uniformity. Threshold variation may be 
expected, but no threshold related terms appear in the product 
algorithm, so this parameter may be ignored. Variations in the trans-
conductance of the multiplier appear as a direct tap weight error 
however. The dominant effect here is likely to be oxide thickness 
variation, typically of the order of 1% across a chip. It is interest-
ing to note that split-gate filters also suffer from this effect. 
5.5 DRIVING LIMITATIONS 
If these multipliers are to be used within a monolithic filter, 
then the signal and reference voltages will be supplied from on-chip, 
buffers,and their effect on multiplier performance and matching must 
be considered. Source follower buffers with constant current loads 
exhibit small signal gain variations typically less than .1% and are 
thus ideal for this application. Threshold and gain variations can 
lead to d.c. offsets around +10 mV however. Such offsets in the 
signal channel of the multiplier are again nicely cancelled in the 
product algorithm. Offset variations in the reference channel 
add directly to the applied tap weight value,and thus we may expect 
a random tap weight error of the order of % from this effect in 
systems using a tap weight range of +1V. 
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fundamental 
Figure 5.9: Output spectrum of stationary weighted 
sinusoid, obtained from deep-depletion 
MOST multiplier 
1.5 kHz, lv p-p 
The reference buffer must also supply the multiplier channel 
current from a finite output conductance. This will cause a predictable 
and harmless attenuation, but may also lead to non-linear tap.weight 
distortion,and to harmonic distortion of the weighted signal. Consider 
the tap weight buffer and multiplier configuration of Figure 5.10. 
A pre-buffer tap weight V ,/ is applied to achieve a real tap weight 
at the multiplier. In general,the buffer load current 1Lis limited 
by a power budget,and A is made large to achieve a good output conduct-
ance. Similarly. M is made small to minimise the loading effect. 
Typically A will be 100 x a M Despitethis, the quiescent multiplier 
current 10 may easily be of the same order as IL,arld will thus affect 
the buffer transfer function. Analysis of this effectis complicated, 
but fortunately under these conditions the error caused is marginal, 
even up to the limiting point where 1 0 = 1 0 andthe active buffer 
transistor cuts off. Shown in Figure (5.10) is a SPICE simulation of 
the transfer function of a tap weight buffer with and without a 
multiplier load. Above the saturation point mentioned, distortion of 
weight values up to -flV remains at less than %. 
If a small signal, v, is now applied to the multiplier gate 
a product current, i, will be stimulated; 
vv 
M xy (5.13) 
ip = 1 T rO Mv X  
where r0  = buffer output resistance (small signal). 
Clearly this differs from the ideal case through the non-unity 
denominator. Now MrO <<1 so, 
Mvxy(l - rO Mv X  + ..... ), 	
( 5.14) 








































































































































In the case of the buffer/multiplier under consideration, 
ro 	l0kc, 
and 
0.5 10 6 
20 log1oroM = -46 dB (5.15) 
Just such distortion is visible in the measurement shown in Figure 
(5.9),and we may deduce that the intrinsic distortion, caused by 
mobility dependence, is in this case so low as to be masked by a 
dominant effect induced by a finite driving impedance. 
5.6 SUMMARY 
The MOST transconductance multiplier has been shown to be a 
simple, useful device for high-density parallel multiply-add structures. 
The single transistor form offers advantages in both packing-density 
and accuracy. Consideration of the intrinsic, properties of the device, 
and of the effect of compatible on-chip drivers,has shown that tap 
weight accuracy and signal l:inearity of the order of 1% may be achieved 
under normal operating conditions. 
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CHAPTER SIX : AN OPERATIONAL AMPLIFIER 
The requirement for a monolithic CCD-compatible operational 
amplifier has already been identified in section 4.5 on feedback 
linearisation. Further applications of a suitable design, within these 
and other circuits, are ruanyfold. Such an operational amplifier must 
be simple, compact, low-power, and for the broadest possible range of 
application offer a wide operating bandwidth. Due consideration must 
be given to internal compensation where necessary, though this may 
well increase the layout area. Furthermore, correct biasing of the 
amplifier should be achieved internally. 
6.1 CLASSICAL APPROACH 
The monolithic single channel MOST operational amplifier has 
attracted. the attention of several workers, notably Fry 76 , Weste 77 , 
Tsividis 78 , and Senderowi.tcz 9  Of these, the latter two have refined 
the design to that of a generally useful 'black-box'. All of the 
designs reported correspond to the classical architecture shown in 
Figure 6.1, and adopt circuit realisations which correspond to common 
bipolar counterparts. 
The simplest possible single-channel MOST amplifier that can be 
designed according to these principles is shown in Figure 6.2. Note 
that such a realisation will contain at least thirteen MOS transistors 
nine of which, being in the differential and gain stages, demand exacting 
design. Indeed design of the differential stage is extremely critical, 
and in operation the amplifier will be most sensitive to the tolerance 
of parameters within this stage. Furthermore, the complicated pattern 
L>+ 
Differential Gain 	 Output 
Stage 	Stage Buffer 










bifferentiàl I Level 	I Gain 	 I Output 
Stage 	 Shift Stage 
Buffer 
Figure 6.2: Typical MOST operational amplifier circuit 
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of poles which results in the open loop response often necessitates the 
incorporation of a large compensating capacitor, C, of the order of 5pF 
or more. The area occupied by such a design is typically 60,000 urn 2 . 
6.2 SWITCHED CAPACITOR DIFFERENTIAL STAGE 
For applications associated with clocked circuitry, such as the 
CCD, a much simpler, insensitive differential stage can be provided 
by using the switched capacitor approach shown in Figure 6.3. With 
switches 0 closed, node A is set to V+,and node B is reset to some 
reference potential. As switches 0 open and 0 close, node B is 
allowed to float, and node A undergoes a change in potential of V - V. 
This change is transmitted through capacitor C to node B. If any 
stray capacitance exists at node B then the differential signal is 
attenuated, but remains a linear representation of the difference in 
voltage between the two inputs. 
The reset level at node B may be chosen to suit any following high 
gain stage within the amplifier, obviating any level shifting operation. 
Minimum geometry MUSTs will serve as switches, and for monoli:thi:c real-
isations values of C around lpF suffice to dominate stray effects. 
The switched capacitor differential stage has no critical design 
parameters, offers a coninon-mode range comparable to the clock amplitude, 
has perfect common-mode rejection and requires no preceding level 
adjustment. It does not offer the input stage gain of the classical 
differential pair,and. thus more emphasis may be placed on the main 
internal gainstage of the operational amplifier. However, for unity 
gain configurations, such internal gain stages are capableof providing 
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Figure 6.3: Switched-capacitor differential stage 
- external feedback j 
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Figure 6.4: Clocked operational amplifier with internal reset 
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Within the complete clocked operational amplifier architecture 
shown in Figure 6.4 it is evident that .the correct reset level for node 
B is that within a narrow region at the input of the invertor correspond-
ing to the high-gain region. This is the value that node B will be forced 
to assume when any feedback loop is completed. Such a reset condition 
is achieved automatically by further exploiting the clock system, to 
force the condition VB =C around the high gain invertor during the 
reset period. 
In a fully connected feedback configuration the amplifier operates 
then in two phases. On phase 0 the + input is sampled,and the amplifier is 
internally reset. On phase 7 the feedback loop is closed and settles 
such that node B returns to its reset point, and therefore such that V 
is equal to the sampled value of V+
. Clearly the output is valid only 
during one phase and this should be chosen to suit the sampling phase 
of the following clocked circuitry. 
By replacing the sensitive differential pair with a switched 
capacitor stage the design of the MOST operational amplifier is thus 
significantly simplified. Apart from offering this design advantage, the 
simplified pole pattern allows (with care) stable operation without int-
ernal compensation. These features reduce the area of the operational 
amplifier by a factor of 3 to typically 20,000 pm 2 . 
6.3 A CLOCKED OPERATIONAL AMPLIFIER FOR FEEDBACK LINEARISATION 
Figure 6.5 shows the complete circuit diagram of a clocked operational 
amplifier suitable for the feedback linearisation of the CCD transfer function 
at clock rates up to 2 MHz. The basic operational amplifier block appears 
in the upper half of the diagram and consists of transistors Ml through M6, 























Input metering tap 
f D 
£46 
Figure 6.5: kclocked operational amplifier for feedback 
linearisation 
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Tx. Type Ldrawn tdrawn Aspect 
Ratio 
Ml P20 10 15 2 
M2 P20 100 1/20 
M3 P20 10 75 10 
M4 P2E 10 75 10 
M5 PiE 7 90 20 
M6 P20 10 30 4 
M7 PiE 7 6 1.3 
M8 PiE 7 6 1.3 
M9 PiE 7 45. 10 
M10 PiE 9 9 1.3 
Mil PiE 7 6 1.3 
M12 PIE 7 6 1.3 
M13 . 	 PiE 7 6 1.3 
M14 PiE 7 6 1.3 
M15 PiE 7 6 1.3 
M16 P2D 7 6 1.3 
M17 P20 7 6. 1.3 
Table 6.1: Operational amplifier transistor dimensions (.im) 
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invertor stage0 M5 and M6 form an output buffer and level shifter0 
Mil, M12 and M13 perform the necessary switching functions around the 
differentiating capacitor Cl. 
In the lower half of the diagram,M7 through 1110 model the CCD 
input stage,with diode cut-off charge injection and charge metering 
via a dummy FGR tap, which is electrically identical to all subsequent 
taps in the CCD. This stage is non-inverting and has a linear transfer 
function with a gain of approximately 0.45. 
Transistors 1114 through M17 do not form part of the steady state 
loop but are included to improve the transient response of the amplifier. 
When the feedback loop is completed initiallythe gain stage output may 
be too low. It can only approach the correct value through the invertor 
load 112, which is necessarily low-current in order to achieve a high 
gain. This rise time may be excessively long,and so a charge pump 
circuit (M15, 1116, M17 and C2) is included, to precharge this node to 
a high voltage as the feedback loop is completed. The gain stage 
output must then approach its final value from a higher voltage, which 
it is capable of doing very quickly. Indeed capacitor C2 must be chosen 
to limit this negative slew rate and avoid a large negative overshoot0 
Following this precharge operation,the diode-connected M15 isolates 
C2 from the gain stage output node to aid faster settling. In the 
event of a large negative overshoot,M14 wilT cut in and charge the 
output node some way towards its correct value through current source 
Ml. 
It should be noted that these transient-improvement functions 
are relevant only to peculiar nature of this feedback loop and would 
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Figure 6.6: SPICE simulation of feedback linearisation 
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If the tap output voltage is to equal the sampled input voltage 
to within l%,then a small signal open loop gain greater than 100 is 
required. Allowing for the various attenuating factors in the loop a 
gain of 300 or more is needed in the invertor stage. This is 
achieved using the transistor dimensions given in Table 6.1. 
Figure 6.6 shows two SPICE simulations of the operation of the 
circuit for sampled input voltages which correspond to the maximum 
and minimum required tap output voltages. In this case a tap output 
range of 2V is required. The complementary clock phases shown represent 
sampling rates of 1 MHz,although the settling times will clearly allow 
operation at twice this frequency. Power dissipation is nominally 
5 nW. 
6.4 REALISATION AND OPERATION 
Figure 6.7 shows a photomicrograph of a monolithic realisation of 
the clocked operational amplifier and feedback linearization scheme. 
Note the small layout area occupied by the operational amplifier. 
The two photographs shown in Figure 6.8 demonstrate correct 
operation of this circuit. The upper photograph shows the open-loop 
response of the operational amplifier block. 	An input ramp of 
100 mV. ms 1 appears at the output with a Slope of 20V.,ms 1 over a range 
of 9.5 V using a 15 V supply and clocks. This open loop gain of 200 
implies a gain of 300 within the internal invertor stage, as expected. 
The lower photograph demonstrates correct operation of the complete 
feedback linearisation scheme. The gain of the transfer function is 
better than .997and linearity is better than 60 dB. 
It should be noted that these characteristics are attained 
crutomatica7iy, thus making the CCD a more ideal, less sensitive 

















Photomicrograph of clocked operational amplifier 
and feedback linearisation scheme 
122 
L 	I 
W 	 • .4J. W I 
- 
JL 	$11 •IIIIII till lJ*sjlll1 [IR4I 
• 1 	 c. 
	
• I 	 _______ - 	
; 
in 
I! 	 - 
a. 	. 	• 
- 	• 	I 
Open Loop 
Signal input 
Metering tap output 
Closed Loop 
Figure 6.8: Operation of the clocked operational amplifier 
and feedback linearisation scheme. 
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CHAPTER SEVEN : A PROGRAMMABLE TRANSVERSAL FILTER (I) 
The first of two practical filter realisations reported in this 
thesis was developed on the metal gate SET process described in 
Appendix 1. This process features only a single MOST threshold voltage 
(-lvdepletion) with thin field oxides, requiring extensive 'channel-
stopping'. The limitations of this technology become apparent when 
compared with a second filter realisation in polysilicon gate technol-
ogy. Nevertheless the metal gate technology allowed the integration 
of 64 fully programmable filter points, in a realisation which offered 
the first published results from such a device 59 . 
7.1 CELL DESIGN 
In order to make economical use of silicon area and therefore 
achieve a good.packing density, the filter circuitry must be as simple 
as possible. Here the direct architecture proposed in Chapter 2, and. 
the single transistor multiplier discussed in Chapter 4 combine to 
great advantage. A block diagram of the filter cell circuitry is 
shown in Fig.7.1. The simplicity of the structure is as important to 
the successful operation of the filter as to the layout packing density. 
The CCD tapped delay line section is as described in section 4.3. 
Included within each cell are two 3-phase CCD sections, with a floating 
gate tap at the last electrode site. The tap is buffered to drive the 
gate of the multiplying transistor. 
True 4-quadrant multiplication using a single transistor requires 














reference address bus 
Figure 7.1; PTF I cell block diagram. 
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with this structure. Firstly, alternate zeroes may be propagated along 
the alternately tapped CCD. Secondly, the reset transistor may be used 
as the multiplexing element, with modulation of Vreset  to simulate 
a zero sample. 
On the reference side of the multiplier, a single transistor sampl-
s the analogue tap weight from the Reference Input Bus, onto a 
holding capacitor. This tap weight is then buffered before applicat- 
ion to the multiplying MOST drain. A feedback loop is provided at 
this point through a parallel sampling transistor to sense the exact 
voltage applied to the multiplier after the buffer, with the intention 
of realising a linearisation scheme. 
Finally a digital selector is provided to control the tap weight 
sampling gates. In this filter it takes the form of a single NOR gate 
which decodes a six bit address from 6 address, and 6 complemented 
address lines. 64 of these NOR gates are connected to form a 1-of-64 
address decoder, so that any reference point may be selected for 
update. An essential addition to any such decoder is an enable line 
gating all outputs to avoid falsely decoding any spurious address 
state, which may occur whilst the address is changing. 
A detailed transistor circuit diagram is given in Figures 7.2 
and 7.3 with corresponding transistor dimensions in Table 7.1. This 
filter 1 being regarded as an early prototype, allows a maximum of 
flexibility. Thus all supply and bias voltages are brought out separ- 
ately for individual control. This feature makes the device apparently 
complex to drive. However the second filter design, to be described, 
is fully committed to a single supply with all biasing generated on 
chip, removing this adverse complexity. 
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0 1 
signal 12 	120 (dimensions in m) 
reset 















1, 1 1 
Ao A5 
MIT 	- El 




AEN A5/A5 I 
I M1O 	Iii 	 I 	M16 







Ml 9/10 7/7 15 
M2 72/10 70/7 150 
M3 9/10 7/7 15 
M4 12/153 10/150 1 
M5 9/10 7/7 15 
M6 72/10 70/7 150 
M7 72/10 70/7 150 
M8 9/10 7/7 15 
119 5/93 3/90 0.5 
M10-16 22/23: 20/20 15 
* Allowing 1 urn edge reduction metal I. 
1.5 urn sideways diffusion Nt 
Table 7.1: PTFI CELL TRANSISTOR DATA 
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7.2 DELAY AND ADDRESSINGSTRUCT1JRE 
Apart from the repeated filter cell, the complete device must 
also allow for some CCD input stage, and for access to a final CCD 
tap for cascading. For simplicity these are the only additional 
features provided on this design. 
A diode cut-off CCD input stage with floating gate metering tap 
is provided, as described in section 4.2. The output from this tap is 
made available for monitoring purposes, and to allow for feedback 
linearisation using an external operational amplifier. 
A serial signal output for cascading is provided, simply by 
monitoring the output of tap 64. After this tap, the charge in the 
CCD is transported to a destructive output diode. 
The resultant delay and address structure for the cascadable 64 
point filter is shown in Fig.7.4. 
7.3. CHIP LAYOUT AND ASSEMBLY 
Since the CCD must be tapped on a regular short pitch, the filter 
cell should ideally be realised as a thin cascadable strip. The layout 
geometry of this cell is dominated on the metal gate process by the 
necessary separation of transistors with guard rings of p+ channel-stop. 
This feature constrains the minimum cll width to 56i.im, whilst the 
cell depth emerges as 2056 urn. The layout for this cell is given in Appendix 111. 
The 64 point filter is thus formed as a single block of cascaded 
cells. A photomicrograph of the completed chip, measuring 4.5 x 3.3i1n; 
(179 x 130 mils), is shown in Fig.7.5. Visible in the upper portion 
of the device is the CCD tapped delay line, and along the bottom, 
130 
Figure 7.4: PTF I delay and address structure 
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the reference address decoding logic. All connections to the filter 
block are bonded out directly, in keeping with the flexible design 
philosophy. The chip is assembled or use in a standard 40 pin package. 
7.4 DEVICE CHARACTERISATION CIRCUITS 
Some peripheral circuitry is naturally required in order to 
test the filter. The flexibility of this design however results in 
a somewhat complex peripheral requirement, in that many of the functions 
that might normally be integrated with the filter must be attended 
to externally. These functions include the generation of multiple 
clock waveforms (to drive the CCD), bias and supply voltages, and 
address signals, all level shifted to suit the internal circuitry. 
A prototype filter driving circuit and timing diagram is given 
in Appendix 1V. Although the operation of the circuit is not consid-
ered here in detail, several features are worthy of note. The CCD is 
driven from a buffered 3-state counter, with clock waveforms between 
+2V and +25V referred to the chip substrate. The floating gate taps 
are reset to 15V. V 	 supplies are nominally all at +2V to allowSS 
correct field-plate action around the transistors. VDD  supplies to 
the linear circuitry are at +15V, and to the digital circuitry at 20V. 
Address signals are supplied to the decoder from a CMOS counter 
between OV and 15V. The signal inputrange is 8-1y, with tap weights 
in the range 4-8V referred to a virtual earth of 6V at the filter output. 
An operational output summing amplifier scheme with current 
feedback, as shown in Fig.5.2 (b) has been implemented. 
The results to be shown here are those obtained from optimised 
driving circuitry, which is the result of several design iterations. 
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Two improvements to performance obtained during this process are of 
particular note. Firstly, because of the sensitivity of the multipliers 
to corruion changes in the applied reference voltages, it is important 
that as few timing events as possible Occur be€weèn the ' zero' and 'signal' 
phases of operation. Secondly, it is preferrable that the signal zero 
level be separately switched onto the multiplier gates through the 
reset transistors, rather than via alternate zeroes transmitted along 
the CCD. This is because alternate zeroes in the CCD become corrupted 
by charge transfer inefficiency and so they become less effective at 
later CCD taps. Forcing the zeroes through the reset transistors 
ensures a good level at all multiplier gates and further, allows the 
CCD to operate in double sampling mode to improve the effective 
charge transfer efficiency. 
The reference linearisation scheme has not been implemented, 
since the tap weight accuracy appears to be satisfactory without 
this facility. 
The driving circuit transforms the device into a true black-box 
programmable transversal filter. To characterise this filter the 
experimental arrangement shown in Fig.7.6 has been adopted. Two 
purpose-built signal generators supply the signal and reference 
channels, with the filter outputmuitored by oscilloscope or, where 
appropriate, by spectrum analyser. The, signal channel source is a 
digital function generator which may be programmed to supply repeated 
sinusoidal and square waves, as chirps or discrete frequencies. The 
reference channel source repeatedly generates a tap weight vector, to 
programme and refresh the on-chip reference. This tap weight vector 
can be loaded from the signal source for autocorrelation or matched 





An elementary test of the programmable fflter is a correlation 
of two squarewaves, which should ideally yield a triangular waveform. 
Fig.7.7 demonstrates the autocorrelation of a squarewave of period 
equal to the length of the filter. The upper trace shows the delayed 
CCD signal output at tap 64, demonstrating the residual effects of 
charge transfer ineffieciency. The centre trace is the applied tap 
weight reference waveform, and the lower trace demonstrates clearly 
the expected triangular output. At 20Vp-p this output uses the full 
available dynamic range of the circuit, since all filter points are 
fully saturated. The random output noise component is estimated at 
6mV r.m.s., giving a peak output dynamic range of 70 dB. Note the 
quality of the CCD output waveform, which is available for cascading, 
and the linearity of the output triangle. 
A more stringent test of device accuracy and dynamic range is 
to examine the impulse response, a typical example of which is shown 
in Fig.7.8. Here the programmed reference coefficients represent a 
Hamming-weighted sinc x function, used to realise a low pass filter 
response. The impulse test is a good indication of performance because 
only one filter point is active at any time, while all filter points 
cntfnueto contribute noise. The measured dynamic range of this 
impulse response is 34 dB. 
The frequency response of this low-pass filter realisation is 
shown in Fig.7.9 (a). Evidently a successful characteristic has been 
obtained. From this figure the average stopband attenuation is esti-
mated at 34 dB, with a minimum value of 26 dB. Since the theoretical 
stopband level is approximately -50 dB, some error is apparent. This 
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Figure 7.8: Haming weighted low pass filter impulse response 
(a) 
Figure 7.9: Frequency responses obtained from 7.8. 
Tap weights directly applied 
After manual correction 
Horizontal : 1 kHz/div 
Vertical: 	10dB/div 
137 
which are considered further in Chapter 9. 
Now in a stationary-weighted filter it is possible to correct 
for tap weight errors, to arbitrarily improve the filter response. 
Such an improvement is demonstrated in Fig.7.9 (b), which exhibits 
an average stopband attenuation of 40 dB (minimum value 34 dB).This 
correction, applied manually here, is indicative of the performance 
that may be achieved when some degree of feedback is allowed in 
setting the tap weight coefficients. 
Of course the prime application of this device is as a matched-
filter, or correlation detector. Fig.7.10 shows the matched filtering 
of a chirp waveform sweeping from d.c. to f/8Hz.  The correlation 
peak is of the expected sinc x form, demonstrating a compression of 
the signal energy. If the sweep is increased to the Nyuist limit 
then the output is compressed into a peak only one sample wide. This 
is demonstrated in Fig.7.11. Again the quality and symmetry of the 
output waveform are of note. The effects of charge transfer ineffic-
iency are evident in the CCD output, where the higher frequencies 
are slightly attenuated, and in the filter output where an assymrnetry 
is barely perceptible at the base of the peak. 
Many other functions have been programmed and tested, including 
for example, a differentiator (Fig.7.12), and a bandpass filter (Fig. 
7.13). Further demonstrations of the versatility of the filter are 
limited only by the imagination of the user. 
Table 7.2 summarises the major performance parameters of this 
prototype device. Factors such as charge transfer inefficiency and 
dark current leakage are essentially process-determined, although 
the double-sampling technique certainly improves the former. Noise 
is the most difficult parameter to control , as it often stems from 
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Figure 7.12: Di fferenti ator 
5%; SM-21-121,0" WII 
77 
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Figure 7.13: Bandpass Filter 
Horizontal: 1 kHz/div 
Vertical: 	10dB/div 
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1umber of Filter Points 64 
Power Dissipation Ci) 5 mW/point 
Cell Area 2.2 x 120 mils/point 
Charge Transfer Inefficiency (5) 10 3 per point 
Harmonic Distortion (2) -34 dB 
CCD Through-gain 5 
Clock Rate (3) 500 Hz - 100 kHz 
Dynamic Range 
(unweighted up-chirp 
correlation) 64 dB 
Dark Current (4) 20 nA cm 2 
Reference Decay (4) 1 	V;sec 1 
Notes: (1) Typical 
Signal lv p-p, reference +lv 
System limited 
Room temperature 
Double Sampling Scheme, measured at tap 64. 
Table 7.2: PTF I Performance Summary 
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the driving circuitry rather than the device itself; indeed most of 
the prototype development time was spent on this aspect. Again circuit 
techniques can help, and in this case the chopper action in the mult- 
iplier is extremely useful, as becomes apparent in the following chapter. 
The maximum useable clock frequency of 100 KHz is limited by the 
complexity of the clocking system; again a device which is simpler 
to drive might be expected to realise greater bandwidths. 
Despite the inevitable limitations of a prototype design, this 
device appears well suited to the sonar matched filtering application. 
7.6 APPLICATIONS 
Following the success of the 64-point programmable filter many 
applications have evolved. A major application is in the sonar system 
for which it was developed. Four of the chips are cascaded to form 
a 256-point programmable matched filter on a double-size Eurocard, 
complete with refined driving circuitry, as shown in Fig.7.14. This 
card has undergone successful tests on real sonar returns and compares 
favourable with an 8-bit digital benchmark. 
The 64-point device has also formed the basis of some experimental 
work on Adaptive Filters 96 , which automatically adjust the tap weight 
coefficients by feedback to achieve desired filter responses. The 
random reference address capability, hitherto undemonstrated, has 
been successfully exploited by Kapur 97 ma novel spectrum analyser. 
Both of these developments have spurred interest in dedicated archit-
ectures based on this device. 
The single negative factor preventing further exploitation of 
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Figure 7.14: 256-point matched filter module 
(Courtesy Wolfson Microeiectroncs Institute) 
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availability and lIfettme of the prototype devices has restricted 
their further development, but this should not detract from their 
significance. The performance parameters still exceed in many aspects 
those of other reported developments. 
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CHAPTER EIGHT : A PROGRAMMABLE TRAIISVERSAL FILTER (ii) 
A second filter realisation, PTF II, was developed during 1978/9 
on the double polysilicon gate process also described in Appendix I. 
The filter is developed upon the principles successfully demonstrated 
on the PTF I design. In this case however, every effort has been made 
to simplify the use and operation of the device. This philosophy is 
partly born out of the process characteristics, which offer 15V 
clocking, and a range of threshold voltages to simplify interfacing, 
and partly out of design, which includes on-chip feedback linearisation 
to improve the CCD transfer function, and shift register controlled 
reference update to reduce pin count. The multiplier has been reduced 
to non-multiplexed 2-quadrant operation, which is sufficient for 
matched filtering against a stationary reference. The device is assem-
bled for use in a standard 16-pin DIL package. 
An immediate consequence of the adoption of a self-aligned thick film 
process is a significant reduction in the dimension of the filter 
cell layout. The disappearance of channel-stop problems greatly 
reduces the average silicon area occupied by each transistor, and the 
self-aligned gate property allows the use of mirror symmetry techniques 
within the cell layout without the need for attention to overlap 
tolerances. These two features combine to reduce the filter cell pitch 
to 281im, exactly half that achieved on the metal gate process. A 
linear reduction factor of 2 implies a reduction in area by a factor 
of 4, thus a 256 point filter becomes feasible within the area prev-
iously occupied by the 64 point design. 
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8.1 CCD DESIGN 
A filter cell pitch of 281im leaves no choice in CCD architecture. 
Indeed this corresponds to the minimum achievable pitch for a single 
2-phase CCD stage. The CCD structure then is exactly as described in 
Section 4.4. The four electrode cell comprises two split-phase clocked 
electrodes, a single biased electrode and an FGR tap. 
8.2 CELL DESIGN 
The linear MOS cell architecture shown in Fig.8.1 is based strongly 
upon the circuitry developed for PTF I. Again a tap buffer drives the 
gate of the MOST multiplier, and the tap weight is sampled from a 
Reference Input Bus onto a holding capacitor and applied to multiplier 
MOST drain via a buffer. Two changes are evident. Firstly a sample- 
hold transistor is included at the multiplier gate. Since multiplexed 
operation is not intended, this is a simple method of ensuring a 
continuous sampled and held filter output, free from spurious transis-
ions. The second circuit simplification is the removal of the reference 
feedback facility, reliance is now placed upon accurate buffer matching 
along the tap weight register. However it is anticipated that this 
matching tolerance will be more than adequate for the major matched 
filter application intended. 
Evident from Fig.8.1 is an important difference in the method of 
tap update selection. During extensive use of PTF 1 it was found that 
tap updates were invariable performed sequentially, and this is cert-
ainly a natural consequence of using an external tap weight RAM for 
refresh. Thus the externally cumbersome address decode system is here 
replaced by a single dynamic shift register, requiring only a serial 













Figure 3.1: PTF II cell block diagram 
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a digital '1' is entered at the serial input and this is clocked 
along the register, opening the sampling transistor at each tap weight 
store in sequence. The til  finally appears at the serial output for 
cascading. The direction of shift is deliberately chosen to be opposite 
to that of the CCD signal register, thus realising a correlation of 
the entered tap weight vector with the sampled signal vector. 
Gating is provided at the parallel outputs of this Reference 
Shift Register to ensure that successive l's do not overlap at adjacent 
cells. This is a similar problem to the previous one of decoding 
spurious address states and is overcome without the need for a separate 
enabling line, by simply gating the outputs with one of the clock phases. 
Because the tap weights must be continually refreshed the shift 
register may be dynamic, and this leads to a significant simplification 
in design. 
The dynamic cell used is standard, save that the inverter stages 
themselves are powered from the clock lines.. This not only reduces 
power dissipation by virtue of the reduced duty cycle, but is a 
necessary measure if these stages are to be incorporated within the 
28iim cell pitch, since there is not room for a separate supply rail. 
Timing requirements for the new filter cell are altogether less 
critical, as may be seen from Fig.8.2. Apart from the split phase 
necessary for the CCD,.one other (complementary) phase is required for 
the tap signal sampling transistors. The Reference Shift Register 
requires two simple, non-overlapping complementary clock phases which 
may be separate from the signal timing or may, for convenience, be 
commoned to two of the signal phases. 
Figure 8.3 shows the full filter cell schematic, with transistor 
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Figure 8.2: PTF II timing 
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dimensions given in Table 8.1. In detail; 
Ml, M2, M3 and M4, M5, M6 form a 2-phase dynamic shift register 
stage. High-threshold active transistors are chosen to maximise 
noise immunity. 
M8 clears any 'enable' during 
qR 
 in order to avoid overlapping 
enables on successive reference points. M7 isolates this clearing 
operation from the shift register output holding node. 
M9 is the tap weight sampling transistor, with C- as a 1 pF 
holding capacitor. 
MlO, Mil and M14, M15 form the tap weight and tap signal buffers 
respectively. The transistors used here are exclusively those 
which demonstrate the best gain and threshold matching (that is 
those transistors that undergo the minimum of implantation during 
processi ng) 
M12 performs the multiplication and here a deep depletion trans-
istor type is chosen, to ensure a maximum effective gate drive, 
and thus minimise signal distortion through the multiplier 
(section 5). 
M13 samples the tap signal buffer output onto the gate of H12, 
which acts as a parasitic holding capacitance. 
M16 is the tap reset transistor. 
Note that wherever possible, supply and bias voltages are commoned 
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Figure 8.3: PTF II cell circuit schematic 
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TX TYPE LDwN WDWN FINAL 	AR 
Ml .P2E 7 18 4 
M2 P10 50 6 1/10 
M3 PiE 7 6 1.3 
M4 P2E 7 18 4 
M5 PlO 50 6 1/10 
M6 PiE 7 6 1.3 
M7 P2E 8 7 1.3 
M8 PiE 7 20 4 
M9 PiE 7 6 1.3 
M10 PiE 7 70 16 
Mil PiE 9 9 1.3 
M12 P1D 130 10 1/15 
M13 PiE 8 6 1 
M14 PiE 7 60 13 
M15 PiE 9 9 1.3 
M16 PiE 7 6 1.3 
Table 8.1: PTF II CELLTRANSISTOR DIMENSIONS- 
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8.3 CELL SPEED AND POWER D1SSPAT10N 
Clearly the power dissipation of the total filter chip is domin-
ated by that of the repeated cell. If the 256-point filter is to 
maintain a level of dissipation below 300 mW therefore, a design aim 
in the region of 1 mW per filter point must be achieved. There occurs 
in the design of every integrated circuit an inevitable trade-off 
between power-dissipation, speed and layout area. The trade-off is 
not linear, and a final design must represent only a best compromise, 
obtained after several iterations. 
Consider firstly the tap signal buffers. The design values chosen 
offer settling to within 1% of expected signal values at a 2 MHz clock 
rate, with a nominal power dissipation of 300 pW. This speed of reaction 
is not necessarily important in the tap weight buffers, since the tap 
weights will normally remain stationary. However these buffers must 
possess a small-signal output conductance which will not allow serious 
interference to the applied weight by changes in multiplier current. 
Here the design values.are chosen to limit any tap weight modulaton 
to 1% or below, as discussed in Chapter 5. 
Now consider the reference shift register. The target specification 
for refresh speed is relatively ill-defined. If refresh from a RAM/DAC 
system.is to be used, then an upper limit of some 100 KHz will be 
imposed by currently available, moderately priced monolithic DAC's 
In any case, if simple CMOS clock generators are to be employed, then 
they will impose an upper limit of some 5 MHz. 
The use of depletion loads offers the best speed-power trade-off 
for logic gates 31 , and bearing in mind the cell power dissipation limit, 
the device sizes chosen offer 2 MHz operation, using 15V clocks and 
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dissipating a nominal 375 1iW per stage on a 1:1 clock cycle. At 
lower clock frequencies an assymetrical duty cycle might be used to 
further reduce this power dissipation. 
Thus a total nominal power dissipation of 975 iW per filter cell 
is anticipated. 
8.4 CHIP LAYOUT AND ASSEMBLY 
The self-aligned process allows the inclusion of the filter cell 
within an average pitch of 28im, detailed in Appendix V. Direct linear 
reptition of this cell however would lead to an unfavourable chip 
aspect ratio, so the filter is divided into two blocks, of 128 points 
each, which are cascaded through the CCD channel by means of a 
corner-turning diffusion. 
This twin-block structure is evident in the photomicrograph of 
the device shown in Figure 8.4. The remainder of the chip comprises 
bussing between the two blocks, a small circuit to generate the 
necessary bias voltages, and two operational amplifiers which control 
the CCD transfer function. 	The first amplifier performs feedback 
linearisation around the CCD input, as described in section 5 (indeed 
the photomicrograph and results presented there are from this circuit). 
The second amplifier works on the same clocked-differential-stage 
principle but is simply connected as a voltage follower to buffer the 
output from tap 255 for cascading.t 
The complete device measures 179 x 149 mils. The latter dimension 
was criticall.y chosen so that the device might. fit within the well of 
a standard 16-pin DIL package for assembly. Common interconnection of 
t: Because of the clock cycle delay associated with these amplifiers, 
it is the penultimate tap which is used to achieve correct timing 
between cascaded devices. 
I 
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Figure 8.4: Photomicrograph of 256 point PTF II 
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supplies and clocks on the chip wherever possible merits this reduced 
pin count, which in turn simplifies the driving requirements. 
.Three of the pins are used for power supply (+15V, OV and -5V), 
two for decoupling the internally generated bias voltages, three for 
the CCD clocks, four for the reference shift register clocks and 
signals, and finally four for the analogue signal inputs and outputs. 
8.5 DEVICE CHARACTERISATION CIRCUIT 
Again it is necessary to drive the device in order to characterise 
it, but in this case the circuitry, shown in Fig 8.5 is relatively 
trivial. Above the device is shown the three-phase CCD clock driver 
in 15V CMOS, along with a similar two-phase driver for the reference 
shift register. Together these circuits employ two standard CMOS 
logic packages. Note that drive to the reference clocks is boosted via 
two bipolar transistors in order to supply current to the shift reg-
ister gates, through the clocks, in the high state. 
Signal input is simply through a d.c.blocking capacitor and bias 
network. This is the most practical arrangement since the bias level 
does need to be critically adjusted for the best performance to be 
obtained from the CCD. Filter output is via a common-base stage and 
d.c. blocking capacitor. This arrangement is suitable for stationary-
reference applications, in keeping with the non-multiplexed 2-quadrant 
multiplier operation. 
The reference waveform is loaded by applying a '1' to the shift 
register input with the appropriate timing. For device characterisation 
this signal is supplied from the reference waveform generator. In 
practice, where the reference might be supplied from a RAM/DAC arrangement 












this synchronising pulse is easily derived from the memory address 
counter. 
The remaining device connections are for power supply and decoup- 
ling. 
The device has been characterised using the experimental arrange-
ment previously described for the PTF I measurements. 
8.6 RESULTS 
This advanced filter design was also found to be successful, as 
Fig.8.6 (a) shows. Here a 256-point Nyquist chirp is autocorrelated 
to produce a single output peak. 
Again the quality of the CCD output for cascading, and of the 
filter output itself are of note. The symmetry of the correlation 
peak is emphasised in the magnified output trace of Fig.8.6 (b). 
Charge transfer inefficiency is evident, in the delayed signal output, 
and is here estimated at lO 	per tap. This parameter is largely 
Thsensitive to changes in clock and supply levels, but does vary from 
slice to slice, at least within pilot batches, emphasising the tech-
nological dependance of device performance. 
Feedback linearisation is an important feature of this filter 
design in terms of autoiatic control of the CCD transfer function. 
Fig.8.7 demonstrates the success of this concept. A lV p-p signal is 
shown delayed by 256 samples; the delayed signal is a faithful repres-
entation of the input, with a measured loss (before c.t.i. effects) 
of less than 1% ('.09 dB). Only the input bias level, which was set to 
attain the best CCD performance, was adjusted to achieve this result 
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Figure 8.6: (a) Autocorrelation of chirp 0 - 




Figure 8.7: Effect of feedback linearisation on delay 
line characteristic 
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This result is slightly better than expected. considering the 
finite open-loop gains of the input and output amplifiers. The discr-
epancy probably stems from a slight, but favourable, mismatch between 
the input and output taps because of the small charge injection channel 
associated with the input. This mismatch increases the input tap 
load capacitance, causing too much charge to be trapped, and thus 
compensating for the finite open-loop amplifier gains. 
The delay line output is perfectly suitable for direct cascading, 
as intended, with no further adjustment. Linearity results for this 
feedbank-linearised delay line have already been presented in Chapter 
4, Fig.4.20. 
A full test of the bandwidth capability of this device is perm-
itted by the simplicity of the driving circuitry. Fig.8.8 (a) demons-
trates square waveform correlation at a signal sample frequency of 
1MHz. The sawtooth filter output arises because of the difference in 
sampling frequency between the signal and reference registers, since 
the signal clock was here allowed to free run at a much higher rate 
than the waveform generators. The filter output is correctly maintained 
above 2MHz sampling, but the CCD output buffer in its present form 
does not cope with the higher frequency for cascading. 
Fig.8.8 (b) demonstrates low frequency, dark-current limited 
performance at room temperature with a sample clock rate of 500 K1-lz, 
corresponding to a total signal delay of J second in the CCD. Therra11y 
generated charge biases the CCD into an unacceptably non-linear region 
for storage times longer than this. 
Separate measurements on the tap weight circuitry indicate that 













Figure 8.8: High and low speed operation 
f5 = 1 MHz, f r = 100 kHz 
f5 = 500 Hz, f r = 500 Hz 
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register action, whilst leakage from the 1 pF storage sites is equiv-
alent to lv in 20 seconds at room temperature, referred to a typical 
reference amplitude of 2V 
Thus far the dynamic range of this device has not been considered. 
The increased number of filter points, and the simplified drive circ-
uitry both suggest an improvement over the 64-point prototype design. 
This is not the case in practice however. Fig.8.9 shows fixed pattern 
noise at the filter output, measured at -50 dB rms (-34 dB peak) 
against a typical correlation peak. This increase in noise level is 
apparantly due to the simplification of the multiplier operation to 
2-quadrant, non-multiplexed mode. 
In non-multiplexed mode any common interference, h i , appearing 




where h is the average (rms) tap weight. Thus a small coninon interf-
erence may result in a significant output component, especially if N 
is large. This effect is otherwise cancelled in multiplexed mode. 
Now the fixed pattern noise components in Fig.8.9 are identifiable 
with the reference refresh waveform, and with the synchronising update 
impulse. We may deduce that these are weakly (but coninonly) coupled 
to the tap weight holding capacitors and buffers, via capacitive 
breakthrough and power line interference respectively, and that they 
therefore become amplified through (8.1). 
A return to multiplexed multiplier operation is evidently desir-
able, especially since system noise present on the reference input 
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Figure 8.9: Fixed pattern noise 
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bus in real applications- may also reduce the performance of the filter 
through this effect. This change is being implemented in a proposed 
redesign. 
Table 8.2 sui'nrrtarises the measured performance of the 256-point 
filter design. Note in particular the reduced cell area, and cell 
power dissipation, now at 1 mW per point. The CCD dark current and 
reference decay parameters both reflect process improvements, whilst 
the surface-channel charge transfer inefficiency remains at 10 
per tap. 
These results support the feasibility of a practical high time-
bandwidth programmable matched filter for compact sonar. An applicat-
ion programme is currently in progress, using two cascaded devices 
plus digital reference memory, to form a 'black-box' 512-point filter 
module on a single Eurocard. 
Figure 8.10 demonstrates the successful operation of this module 
as a matched filter. In the upper photograph, the matched filter response 
to a 512-point up-chirp is shown, exhibiting the expected correlation 
peak. The lower photograph shows the filter response to the same input 
signal contaminated by white noise. Note that the correlation peak is 
still easily detectable above the noise, through the processing-gain 
effect. An improvement ratio of 20dB is estimated. It is interesting to 
compare this with the theoretical processing gain predicted by (1.3) as; 
10 log 10 N/2 = 24 dB 
	
(8.2) 
The 4 dB loss in processing gain may be associated with a reduction 
in filter sensitivity due to charge transfer inefficiency, as treated 
in Appendix II. However, Buss 98 has shown that the input noise also 
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Number of Filter Points 256 
Power Dissipation 1 mW/point 
Cell Area 1.1 	x 56 mils/point 
Charge Transfer Inefficienc 10-1 per point 
Harmonic Distortion  -40 dB 
CCD Through-gain > 	.99 
Clock Rate  500 Hz - 1 MHz 
Dynamic Range  50 dB 
(up-chirp correlation)  60 dB 
Dark Current (2) 5 nA/cni 2 
Reference Decay (2) 0.05 V sec' 




Table 8.2: PTF II Performance Sumary 
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suffers a sensivity reduction through charge transfer inefficiency, to 
the extent that the processing-gain is not,to first order, sensitive to 
this parameter. Its effect here is attributed to a gross inefficiency 
(5 x lO 	perpoint) present in the two particular devices used for the 
experiment. Despite this, the result is a convincing demonstration of 
noise rejection through the matched filter module. 
11 




Figure 8.10: 512 point matched filter operation 
matched filter response to chirp from 0 - fc/4 Hz. 
matched filter response to noise contaminated chirp. 
Scales: Horizontal 10 msec/cm 
Input chirp 2V/crn 
Filter output 12V/cm 
= 20 kHz 
Im 
CHAPTER NINE : LIMITATION ANALYSIS 
The design and operation of a particular form of programmable 
transversal filter have been reported. It is of some interest to 
evaluate the predictable effects of errors and noise within the 
structure in the light of these results. 
9.1 TAP WEIGHT ERROR 
Static operational 'defects' of these integrated structures 
include non-linearity, non-uniform d.c. offsets and non-uniform 
gains in both the signal and reference channels. From all of these 
effects the contribution to the correlation from tap n may be 
expressed quite generally as; 
(1 + a) (x + bn + 	+ d)(h + e + fh + g) 
where x and h are the desired tap signal and weight values, and 
each of the error coefficients is small and may be attributed a 
physical significance: 
an - multiplier gain variation 
b 	- signal offset 
- tap gain variation 
- signal distortion polynomial 
e - reference offset 
f 	- reference gain variation 




Equation (9.1) may be rearranged as; 
+r +kr +1) 
n 	n 	nn 	n ( 
9.2  ) 
where m 11 = b(1 + c)' bn 
i n  = d(i + c)' d 
i n = en(l + a)(l + c) 	en 
k n = an 	n 
+c +a n n c +f n  (l+an)(l+cn 	n 	n 	
)a +c +f n 
l. 	= g(l + an)(l + c) = g. 
Given that signal offsets are cancelled via the multiplication 
algorithm, it is interesting to note that all of the errors, apart 
from signal distortion, may be written into the weighting factor. 
Since the reference is programmable and stationary, it could be pre-
distorted to correct for all weighting coefficient errors. Indeed, 
it should be possible to montior the impulse response of the filter 
and iteratively correctthe reference until an arbitrarily accurate 
response is obtained. 6 ' 
Returning to the uncorrected case, and ignoring signal offsets 
convolution using equation (9.2) yields 
+ 	+ 	 + 	+ 
	
(9.3) 
where * denotes convolution and - denotes a vector, and the distortion 
polynomials iandlare assumed to be positionally invariant. 
Clearly, in addition to the expected correlation, between x and 
h, various cross correlation components exist. The effect of these 
components upon filter performance depends upon the statistical 
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properties of the error vectors and of the signals, and upon the mode 
of use. The error vector j represents threshold offset variations 
in the reference buffers and will be predominantly random. However 
k is a combination of the tap and multiplier gain errors, which may 
will exhibit a spatial coherence as oxide thickness changes slowly 
over a chip. More significantly, k may contain step functions where 
physical discontiniuties exist, such as between the two blocks within 
the 256-point filter, or (especially) between cascaded devices. 
Consider a chirp matched filtering application. The chirp wave-
form has a 'thumb-track' ambiguity diagram. It is often chosen for 
detection systems because of its ability to reject interference. In 
this context both the jand k vectors present in these filters are 
rejected as 'noise'. As the number of points in the filter is increased 
so is the processing gain, so that long matched filters become even 
more resistant to device defects. 
A more significant error can occur through correlation of the 
distorted signal and reference vectors. Distortion increases frequency 
components in the waveform, having an effect similar to a severe 
Doppler shift (reflection from a moving target). Since the distortion 
is composed of sinusoids, these can correlate with parts of the 
original chirp. Fig.9.1 illustrates this effect for second harmonic 
distortion on a Nyquist-bandwidth chirp. The exagerrated distortion 
component is a chirp from 0-2f Hz, which with aliasing appears as 
a V-chirp from 0-f-O Hz. Correlation of this V-chirp with the 
undistorted reference gives a chirp output 	:pattern over the 
duration of the correlation , which may interfere with the natural 
sidelobe pattern. This is not particularly significant for unweighted 










(c) K* R 
(d) K* R 
(e) R 2 
Figure 9.2: Effects of filter errors on low-pass characteristic 
ideal 
random reference offset 
spatially coherent low-frequency tap gain error 
step function tap gain error 
reference distortion 
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but where weighting is used for sidelobe suppresion this interference 
could limit performance. The effect is independent of the number of 
filter points used. 
Consider now a frequency filtering application, The random error 
vectorj has a flat spectrum correlating with all frequency components. 
This will mar the stop-band performance of any filter, according to 
the variance of the error distribution 60 . Coherent error components 
in k can also affect the stopband. This effect is more complex, since 
the signal is actually correlated against kr, having a frequency 
distribution which is the convolution of these two vectors in the 
frequency domain. 
Fig.9.2 shows the approximate form of these error responses. Low 
spatial frequency gain variations produce an error response similar 
to, but slightly broader than, the main pass-band response. Step 
function errors in k result in Gibbs ripples at the pass-band edge. 
Reference distortion results in a broad pass-band error characteristic. 
Clearly the complete filter characteristic is a combination of 
all of those shown in Fig..2, with varying degrees of emphasis. 
Reference to the real low-pass filter example of Fig.7. 9 would 
suggest the dominant presence of a random offset error j, and a step 
function in k. This step function probably arises through a general 
reference offset, caused by incorrect adjustment of the reference zerà 
level. This is an unavoidable failing of this type of filter structure 
as no automatic method of setting this level has yet been devised. 
9.2 NOISE 
CCDs and MOSTs are essentially low noise devices, and in a trans- 
versal filter this noise is reduced further by the processing gain. In 
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this section the effect of the major noise sources within the filter, is 
presented. These sources are grouped according to whether they occur 
in the signal or the reference channel, or directly at the filter 
output. 
Five noise sources are present in the signal channel: 
• input noise 
• dark current noise 
• fast interface state noise 
• tap reset noise 
• buffer noise 
Now any noise source in the signal channel will be filtered to 
some extent through the multipliers. The r.m.s. output noise voltage 
is given by a modification of the convolution equation: 81 
N-i N-i 





where 	is the covariance of the noise source. Evidently the 
output noise voltage is a function of both the filter weighting coeff-
icients, and the statistics of the various noise sources. 
Input noise is composed of uncertainty in the reset level of the 
input tap, and also in setting the CCD surface potential. With on-chip. 
feedback linearisation there may be a further source associated with 
reseting the operational amplifier differentiating capacitor; other 
noise sources in the.amplifier are attenuated by the value of the 
open-loop gain. Assuming these sources are characterized by kTC noise, 
each has a covariance 39 , 
kT <-x 
nm 
)( > = (- 7r) ,n=m 
= 0 	,nm. 
(9.5) 
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Rsm ( 	n) • 	
(9.6) 
Intermediate reset noise sources in the CCD channel, at corner-
turns and between cascaded devices, are characterized in the same way, 
N.-i 
'oint = R 
	( 	h 2 ) 	
kT 
5 m n 
, 	 (9.7) 
where t is the tap position immediately following the source. 
The effects of thermal noise can be important if the device is 
to be operated at high temperatures or low frequency. The covariance 
function for dark current noise is 39 , 
qj 0A 






is the average dark current density, A is the CCD cell area, 
and CL  is the tap load capacitance. This gives an output noise voltage of 
N-i 	qjA 
oth = Rsm( I flh) 	c 2f n 	
LC 
(9.9) 
Trapping noise due to fast surface states is correlated between 
adjacent charge packets and has a covariance function of the form, 
,n=m 	 (9.10) 
= -n? 	 ,n=m-1, n=rn+1 
f is 
= 0 	 , otherwise. 
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where 
2 	:q 2 AN 55 k T 1n2 V 
= 	CL 	
(9.11) 
The output noise voltage due to fast interface states is thus, 
ofis = RsmVfi s 	n(2h -hh._1 - hnhn+i) 	
(9.12) 
Tap reset noise is statistically independent having a covariance 
function and output noise voltage as in equations (9.5) and (9.6). 
Thermal noise in the MOST tap buffers stems largely from the 
active device in these configurations and has a covariance 




= 0• 	,nm 
where B is the system bandwidth. The output noise voltage becomes 
N-i 
obuffc = Rsrn(6kB 	n=O h2.) (9.14) 
Note that where the multiplier is time multiplexed, and the 
signal zero is switched in before the tap buffer, the resulting double-
correlated sampling effect virtually eliminates this noise source. 
Noise sources in the reference channel are similarly eliminated 
by the differential multiplier action, they then appear not as random 
noise at the output, but rather as time-variant errors in the tap 
weight values. Where the multiplier is not multiplexed however, refer-
ence noise sources v pass directly to the filter output through the 
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multiplier transistor channels according to, 
\) =\) 
o 	n gds R
5 	 (9.15) 
mGS0 - VT). 
Generally only one tap weight is reset in any one sample period so, 
kT 
ohrst = Rsm(VGS -VT) (c) (9.16) 
Thermal noise is generated in all tap weight buffers however, 
buff = Rsm(VGS -VT)N(g,, 	. 
	 (9.17) 
Thermal noise generated inthe multiplier channels adds directly 
into the output; 
omuit 	
R 5  (4kTB I VVGS -V1) i. 	 (9.18) 
Finally, thermal noise in a common base bipolar summing stage 
is given by; 
osum = 4kTB(P... + R 8 ) 
	
(9.19) 
The peak signal amplitude at the output of an unweighted matched 
filter is; 
N-1 




This estimate is strictly in error because charge transfer inefficiency 
causes signal loss. It has been computed 84  that for Nyguist rate up-
chirps the peak loss is of the order of 1dB for Rc = .25, rising to 
some 9dB for Nc= 2. 
These noise and signal expressions are evaluated for the 64-point 
and 256-point devices, and for a hypothetical 2048 point filter based 
on cascaded 256-point devices, using ideal upS-chirps ofBTd =N/2 in all 
cases. Table 9.1 lists the parameters used and the results are tabulated 
in Table 9.2. 
Summing resistors have been chosen to produce correlation peaks 
of similar amplitude before c.t.i. loss, and the filters are compared 
over a typical 	sonar bandwidth of 25kHz 	= 50kHz). The only major 
difference in the parameters is a dark current improvement associated 
with the polysilicon gate process. 
Data for the 2048-point filter assume a return to time-multiplexed 
operation. This result is intended to illustrate the potential dynamic 
range available in a long matched filter application. Buss et a lSk 
have concluded that processing gain is not effectively enhanced for 
these filters above TB 	1, which corresponds. to 2000 points at 
a= 10 	per tap. 
The results show clearly that dark current and surface state 
noise dominate the dynamic range in these applications. The two effects 
are approximately equal for the 64 and 256 point devices, though the 
result for the latter device would have been worse but for the improved 
dark current parameter Calculations therefore predict dynamic ranges 
around 75 dB for both devices when applied as up-chirp matched filters. 








RS 9 RB 18kg 4.7kc 560c 
111A/v 2 10/v 2 1A/v 2 
B 25 kHz 25 kHz 25 kHz 
co  0.3 pF 0.33 pF 0.33 pF 
CL 0.3 pF 0.33 pF 0.33 OF 
Copamp - 1 	pF 1 	pF 
Cchan - 0.5 pF 0.5 pF 
JD 
20nA/cm2 5nA/cm 2 5nA/cm 2 
A 6720pn1 2 56001m2 5600m 2 
50 kHz 50 kHz 50 kHz 
Nss 10 10 cm 2eV' 10 10 cm 2 eV' 10
11 cm 20' 
gm 
100iS 100S 100S 
VGS 	VT 4v lOv lOv 
.5v .5v .5v 
h lv lv lv 
Table 9.1: Parameters for Evaluation of Noise Expressions 
RM 
Noise Source 64 256 2048 
point point point 
Diode cut-off input 12V 61V 2V 
Input tap reset 1211V 6iV 211V 
Input op amp - 41iV liV 
Intra-channel reset - 4iiV lOiiV 
Dark current 33iiV 30iV 74iV 
Surface States 37iV 32ijV 30iV 
Tap reset 12iiV 6iV 2iV 
Tap buffer .4V .lMV .04iiV 
Weight reset - 3iV - 
Weight buffer - 2V - 
Multiplier 8iiV .5iiV 2iV 
Summing .61iV 2iV .711V 
Total 	r.rn.s. 	noise 551V 461V 81iV 
Peak signal 	(less noise) 275 mV 268mV 102mV 
Dynamic range 74 dB 75 dB 62 dB 
Table 9.2: Calculated Dynamic Range for 64 and 256 Point 
Matched Filters and for Hypothetical 2048 Point. Filter 
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well. The additional measured noise might be attributed to errors in 
the estimated values of Ns5  and 	The same agreement is offered by 
the measured results for the 256 point filter,if the spurious fixed 
pattern noise is neglected. Alternatively the additional noise may 
in either case be induced by the driving circuitry, rather than by 
any further internal sources. 
The extension of these calculations to the hypothetical 2048-point 
cascaded filter is of considerable interest. Most of the noise sources, 
apart from the dominant ones,become less significant, because of the 
'processing-gain' effect. Among these sources however, intra-channel 
reset noise has increased because of the multiple input-output struct-
ures within the cascaded chain. Of the two dominant sources, dark 
current noise has become far more significant, and this is because of 
an interesting property of the up-chirp. 
Surface state noise is cumulative and adopts a frequency depend-
ent transfer function of the form given in (3.8). As the noise accum-
ulates along the line the lower frequency components tend to be can-
celled, whereas the higher frequencies are accentuated. Now for up-
chirp correlation, the reference consists only of lower frequencies 
at the higher tap numbers, and the surface state noise is therefore 
cancelled to some extent. 
This is not true of dark current noise, which is effectively 
white and accumulates as N' 5 , whereas the signal accumulates only as 
N. For this reason, the dynamic range falls as the number of points 
is increased. Correlation peak loss compounds this problem, so that a 
lowered dynamic range of 62 dB is expected for the 2048-point filter. 
This is probably the lo,est tolerable dynamic rang for practical 
device application, and thus reinforces the BTd  limit of 1000 for CCD 
matched filters. 
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9.3 	FILTER LENGTH LIMITATION DUE TO CHARGE TRANSFER 
INEFFICIENCY 
Large time-bandwidth products are desirable in matched-filter 
detectors if processing gain is to be maximised. However, charge 
transfer inefficiency progressively corrupts the' signal information 
and thus the form of the correlation peak, and must ultimately 
impose a limit on the maximum filter length that may be used. In 
particular, c.t.i. may be expected to cause a peak positional error 
(time shift), and a degradation in peak sharpness and in peak-
sidelobe ratio. 
The effect of charge transfer inefficiency on the performance 
of the chirp detection system that was shownin Figure 1.5 is studied 
here by computer simulation. The linear c.t.i. model, proposed 
by Vanstone 25 , is used. 
Many simulations of the system have revealed two interesting 
factors which enable the results to be simplified and generalised. 
Firstly, for a given system, c.t.i. effects for a chirp of given 
BTd depend on7y upon the number of points used to realise the 
filter. Thus increasing the number of filter points N (above the 
minima derived in section 1) for a given c does not affect the form 
of the correlation peak, despite the inherent increase in cumulative 
transfer inefficiency Nc. This is because any increase in the filter 
length used for a given chirp must increase the relative sampling 
frequency, reducing c.t.i. effects (because of over-sampling) by 
approximately the same factor. 
Secondly, for each system, the normalised form (or shape) of 
the correlation peak is similar for all combinations of the product 
cBTd having the same value, regardless of the values of the component 
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variables, or of the number of filter points. Quantitatively, we 
may expect this result if we consider two matched filters of length 
N, operating at the same sampling frequency. If that filter 
matching a chirp of higher bandwidth has a corresponding lower 
value of c, then we may expect c.t.i. effects to be similar. 
These results enable the system to be characterised by a 
single set of normalised peaks, corresponding to different. CBTd 
products. The normalised results are shown in Figure 9.3. Note 
the progressive degradation of the correlation peak. The critical 
point, beyond which the filter is deemed to be unusable, must 
depend upon the particular application. However, for the sonar 
matched filter application, a suitable criterion appears to be 
CBTd < 1.0 
	
(9.21) 
With c at iO 	per point, CCD matched filters maybe employed 
for time-bandwidth products not exceeding 1000. 
Buss 98 has noted that additive noise at the filter input is 
also attenuated by charge transfer inefficiency, so that the 
processing-gain of the filter is , to first order, insensitive to 
this effect. Indeed, the expected loss in proqessing gain for 
BTd <1.0 is less than 3dB. 
These results support those presented in the previous section 
on noise analysis, both suggesting a technology-limited restriction 




EBTd = 0.0 
CBTd = 0.5 
SBTd = 1.0 
BTd = 1.5 
Figure 9.3: Normalised correlation peak degradation for increasing EBTd. 
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CHAPTER TEN : CONCLUSIONS 
A direct form architecture has been adopted for the implement-
ation of compact programmable transversal filters, for application 
in light-weight, low-power sonar equipment. CCD technology has 
been used to form a simple, high-density tapped delay line real-
isation, and analogue tap weight storage and multiplication have 
been implemented using advanced linear .MOS techniques. 
The total CCD transfer function may be automatically controlled 
by the technique of feedback linearisation. A novel operational 
amplifier, monolithically compatible with the CCD has been developed, 
and a fully integrated structure has been successfully demonstrated 
at a 1 MHz clock rate. This facility allows CCD delay lines (and 
filters) to be directly cascaded with a minimum of ancillary ci:rcuitry, 
and guarantees a uniform linear characteristic free from insertion 
loss. 
The difficulty Of achieving stable analogue multiplication over 
a wide dynamic range has previously hampered filter development. 
A stable, time-multiplexed, single transistor 4-quadrant multiplier 
has been developed here which is; 
• linear and accurate to 1% 
• free from mismatching errors 
• free from drift 
• optimally compact 
It is used to maximum effect in two practical filter realisations. 
These developments have lead to the successful realisation 
of cascadable 64-point and 256-point programmable filters, which 
find major application in large time bandwidth, low power sonar 
systems. A potential bandwidth of 1 MHz exceeds the sonar require-
ment, and so other applications, in medical ultrasonics and high 
speed data transmission might be considered. 
Error analysis shows that matched filtering applications are 
generally tolerant to all of the circuit imperfections present in 
these filters, especially where large numbers of points are used for 
high time-bandwidth products. If specially weighted references are 
used for side1obesuppresion however, good multiplier linearity is 
essential. 
Examination of the frequency filtering problem has shown a 
general sensitivity to error components. In particular, care must 
be taken to avoid sharp variationsin gain between filter points, 
by using only single, linear arrays, and avoiding cascading. If 
these deves are to be used in demanding frequency filtering 
applications, then further attention should be given to the iterative 
reference correction techniques, since these are capable of auto-
rnatically correcting for errors to yield arbitrarily defined, but 
well controlled, filter characteristics. 
Noise calculations have been presented which support measure-
ments made on the two devices. Dark current noise emerges as the 
limiting factor in long filter realisations, such that the time-
bandwidth product should not exceed approximately 1000, if a dynamic 
range of 60 dB is to be maintained. 
A study of the effect of charge transfer inefficiency on the form 
of the correction peak supports the time-bandwidth limit of 1000 for 
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the surface-channel CCD matched filter. 
Further development of these filters is progressing. The 256 
point design is being refined to eliminate a fixed pattern noise 
problem, and a new 64-point design is in commission for short filter 
applications. Other filter structures based on these principles are 
also in development, most notably a 64-point monolithic adaptive 
filter, in which the tap weights are internally computed to yield 
on optimised filter response. 
Digital filter realisations are always advancing, especially 
so with the evolution of fast multipliers. Whether these will 
eventually obviate the analogue approach is not in doubt, as VLSI 
technology will surely make possible dense digital filters .of 
equivalent processing power, but without the inevitable vagaries 
of analogue circuitry. Until this technology becomes available 
however, the CCD based filters reported here enjoy an unquestion-
able power, size and weight advantage. It is likely that the 
superior bandwidth offered by parallel processing in the analogue 
devices will indefinitely maintain their advantage at least for 
higher frequency application. 
As a final testament to the effectiveness of these devices, 
Figure 10.1 shows a high resolution sonar return obtained from 
real-time trials in shallow water, using the prototype 64-point 
device in the sonar system of Figure 1.5, with a BTd  of 128. A 
target group is distinctly visible above the background reverberation. 




Figure 10.1: High resolution sonar return from an underwater 
target in shallow water 
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APPENDIX I : PROCESS DATA 
1.1 METAL GATE PROCESS 
The metal gate process used for prototype designs, features a 
thin-field, two-metal technology, offering sub-micron intermetal gaps. 
These gaps are formed by the shadow etch technique illustrated in Figure 
1.1. Here the second rnetallisation is deposited over the first metall-
isation resist; because the first metallisation is slightly over-etched, 
the resist overhang ensures a uniform interelectrode gap. 
A single depletion threshold, of -lv, is available, with p 
channel-stopping necessary around all transistors, because of the uni-
form thin oxide. The second metallisation is also used as a field-plate 
over the entire active circuit area, except CCD, to block parasitic 
transistor action within the channel stop borders. 
A summary of the mask steps and processing parameters is given 
in Table 1.1. 
The minimum feature size is generally 6 1im,altnoughfeatures may 
often need to be more widely separated for protection against electrical 
breakdown. 
1.2 DOUBLE POLYSILICON GATE PROCESS 
The polysilicon gate process offers two overlapping levels of 
polysilicon, which are separated only by a surface oxidation layer on 
the first level of polysilicon, see Figure 1.2. The interel.ectrode 
gap is thus small ( 	.li.irn), and electrically sealed. Self-aligned 
source and drain regions are a feature of this process, alongwith 
1.2 
interelectrode gap 	 oxide 
1st level metal 
2nd level metal 
Figure 1.1: Shadow-etch technique for achieving sub- 
micron interelectrocle gaps. 
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PROCESS PARAMETERS: 	VT = 
0 
ao 	= 15 i.iA/v 2 
y 	= 0.33 
VT = 25v 
p+ 
	
C ox = 2.4 xlO 	pF/1 2 
= 2.0 x iO 	pF/11 2 	(Area) 
7.0 x iO 	pF/i2 	(Periphery) 
Table 1.1: Summary of SET Process 
1.4 
a self-aligned thick-field oxide and implant, which remove the 
channel-stop layout problem. The minimum feature size is 5pm, 
with 2m polysilicon overlap. These dimensions combine to set 
the minimum (4-electrode) CCD cell pitch at 28m. 
The second polysilicon level receives a self-aligned enhance-
ment implant for 2-phase CCD operation, and both polysilicon levels 
may receive an optional depletion implant. Thus a range of four 
transistor thresholds emerges. 
A sumary of the mask steps and processing parameters is 
given in Table 1.2. 
The process is intendei to offer 15V operation for clocks 
and supplies, with a -5V substrate bias. 
1.5 
1st level polysilicon 












Figure 1.2: Schematic cross-section of coplanar polysilicon 
gate process 
MASKS: Active Area 
Depletion Area 
Polysilicon Level 1 









( A/V  ) 	25 
'1 	 0.3 
0 	 0.05 
Level 1 	Level 2 	Level 2 
Depletion Enhancement 	Depletion 
-9 	3.5 	 -5 
17 	17 	 14 
0.5 	0.7 	 1.0 
-0.04 	- 	 - 
PROCESS PARAMETERS; 
C0< 	3.3 x 10 	pF/11 2 
C_ 	1.8 x 10 	pF/i 2 
	
CA_p 3.3 x 10 	pF/p 2 
3.0 x iO 	pF/ii 2 (Area) 
3.0 x iO 	pF/i.i 2 (Periphery) 
Table 1.2: Summary of double polysilicon gate process 
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APPENDIX II 	: LINEAR MOST STAGES 
II .1 A SMALL SIGNAL MODEL 
A practical small-signal model of the P4OS transistor is shown in 
Figure 11.1. Changes in channel current are stimulated through the 
gate, or forward, transconductance, g 	 and through the channel 
conductance, g. Evaluation of these parameters for the first order 
transistor model gives; 
In the triode region 
g1 	= Ds 
 
9ds = E - VDS) S 	(II .2) 
In saturation 
gin 	= U  E (11  
ds =0 
(11  
These equations may be modified where necessary to include relevant 
second order terms. 
• Of the capacitive components, those between the source/drain, 
and the substrate, represent depletion capacitances associated with 
these reverse-biased diodes; they will normally be lumped with other 
(substrate) 
11.2 
gate 	 Cgd 	 drain 
Figure 11.1: Small signal MOST model 
V DO 
Vi 	I'MA 
3 	vo 1 L VB 	
,ML 
Figure 11.2: MOST source follower with constant current load 
11.3 
elements connected to these nodes. The various gate components 
are somewhat complex, in that the capacitive values are not constant, 
but vary with the bias conditions. The values are approximately 
constant for devices biased into saturation, and are given by 6 ; 
Cgd = Cgde 	
(II .5) 
Cgs = C 	+-C1 	
(II .6) 
gs 3 
Cgb 	0.1 C, 	
(II .7) 
where e denotes the external, or overlap, component, and i denotes 
the internal, or intrinsic, component. 
1.1 .2 THE SOURCE FOLLOWER 
The most coninon linear application of the MOS transistor is in 
the voltage buffer configuration shown in Figure 11.2.. The stage 
has a high input impedance and a low output impedance,and is used 
to buffer signals from high impedance sources (often purely capacitive). 
The transistor ML, operating in saturation, forms a constant 
current load, of value 1L• 
 In order to satisfy this current demand 
the active transistor MA, again in saturation, must maintain a 	- 
constant effective gate voltage. Taking the first order model of 
(3.15), it is clear that the source voltage must track the gate, so 








Considering the relevant second-order effects; channel-length 
modulation in both saturated transistors, and body effect in the 
active transistor, all reduce the gain of the stage, as well as 
modifying slightly the anticipated offset. Channel-length modulation 
effects are normally reduced by using a lengthened channel geometry, 
but there is no reduction of the body effect, which reduces the 
through gain t0 32 ; 
A 	
- 	- 	- VT 
0 V - 	
- 1 
1 	 (11.9) 
1+ 
2/Vs8 
For typical processes Av lies in the range 0.9 to 0.95. 
0 
Because the active transistor source tends to follow the gate, 
any Cgs component becomes partially cancelled. Thus the input cap-
acitance of this stage is low; 
C 
in = C
gd 	+ Cgb + Cgs (1 - Av) 
	
(II .10) 
The output conductance of the source follower stage with constant-
current load is given by; 
11.5 
g0 = gn + d5 +9dsL 
 
where, for transistors operating in saturation, g'A >> g 5A,L and 
thus; 
90 = g mA = /AIL 	
(II .12) 
II .2 THE MOST INVERTER 
As in bipolar stages, the MOST inverter forms a useful gain 
block. High values of resistance are not feasible in LSIMOS however, 
so that MOST's must also be used as load devices. This leads to drift-
sensitive stages whose gain and bias characteristics are not easily 
defined, or controlled. For these reasons, the inverter is normally 
only used to provide gain within a controlled feedback loop, often 
as part of an operational amplifier. 32 
Three different invertor circuits are shown in Figure 11.3. 
The first two are enhancement-and depletion-load versions of the 
same simple configuration, consisting of an active transistor MA, 
and a load device ML. The third connection incorporates two 
improvements; cascode-connected transistor MC blocks output voltage 
changes from the drain of the active transistor at node A, thus 
cancelling the Miller effect which becomes serious at high gains, 
and current-source MI boosts the transdconductance of MA to increase 
the stage gain. 
The gain of all three stages is given by the product of the 
active transistor transconductance with the effective resistance 















Figure 11 .3: MOST Inverter configurations 
enhancement load 
depletion load 
cascade-connected depletion load 
11.7 
A, 	= g rL 
V O 
( 11.13) 
Assuming that long channel geometries are chosen to minimise 
the effects of channel-length modulation, the output impedance of 
these stages is given approximately by the effective load resistance 
rL. Finally the input capacitance is given by; 
Gi n = Cgs + C gb + Cgd 	V0' 
	 ( 11.14) 
where Av  is the small-signal voltage. gain at the active transistor 
D 
drain. 
Table 11.1 summarises these properties for each invertor 
configuration to first order , and gives:typical values of three 
parameters,assuming Aspect Ratios of 10 and 0.1 are used for the 
active and load devices respectively. 
Clearly, for the extra layout area and design effort involved, 
the cascode-connected depletion-load inverter offers a considerable 
reduction in input capacitance, coupled. with an increase in gain. 
The simple depletion load inverter does offer an increase in gain 
over the enhancement load, but only at the sacrifice of considerably 




Enhancement load C 	+ C9 	) 
0 gs 
. 3pF 
Depletion Load C gs 	gb 	gd 
+ C + C 	(-Av) 2pF 
C gs 	gb 	g 
+ C + c d (_Av) 
Depietion Load  
.lpF Cascode-connected 
Avo 	Avo r.0 I 	I 










-soo 	I 2/V0 	I 	1M 
L 1L f 	I YaLEL 
I—I 
Table 11.1: Sumary of Inverter Performance Expressions (approximate). 
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APPENDIX III : PTF 1 CELL LAYOUT 
Scale 	P = 100pm 
Key : 	p 
+
channel-stop 	 Green 
n diffusion 	 Red 
Aluminium I 	 Black 
Aluminium II 	 Blue 
Contact windows 	 Brown 
iiia 



































APPENDIX IV : CIRCUIT AND TIMING DIAGRAMS 
FOR PTF I PROTOTYPE BOARD 
IV * 2 
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APPENDIX V : PTF II CELL LAYOUT 
Scale : 1" = 	1003im 
Key 	: Active area Red 
Depletion region Turquoise 
Polysilicon I Blue 
Polysilicon 	II Green 
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TECHNIQUES FOR INCREASING THE 
EFFECTIVE CHARGE-TRANSFER EFFICIENCY 
OF TAPPED C.C.D. REGISTERS 
Inde.sing terms: Chorge-coup/ed-dei ii e iir, a,t.i. Delay ljnr 
A design technique for multitap c.c.d. delay lines is discussed 
in which the effective charge transfer efficiency is increased 
over itsintrinsic process-dependent value. The technique 
involves locating tap amplifiers at every alternate bit, and 
operating the device at twice the normal clock rate. The 
adantages of the technique are discussed with reference to a 
32-tap, n-channel c.c.d. delay line. 
Iniroduction: Recent work has shown how an improvement 
in the effective transfer efficiency of c.c.d.s may be obtained 
by the introduction of cell redundancy and circuit com-
plexity.t' 2  Techniques reported here employ cell redundancy, 
but involve a minimum of peripheral circuit complexity; 
these are especially suitable for multitap delay lines, as well as 
single-output registers. 
Consider a c.c.d. register operated in the conventional 
mode, as shown in Fig. Ia. The impulse-response sequence, 
allowing for transfer inefficiency, has been well studied and 
an adaption of the result obtained by Vanstone 3 is used here. 
The rth residual of the impulse response sequence at a non-




where c is the effective transfer inefficiency per cell and r = 0 
indicates the main charge packet, r = I the first residual etc. 
The effect of e is to smear a single charge packet into 
following signal samples. For low ne products, this is limited 
to a predominant first residual contribution to the immedi-
ately following signal sample. This letter discusses two circuit 
techniques which may be used to reduce the effect of transfer 
inefficiency, and results are presented for a multitap c.c.d. 
delay line designed to employ these principles. 
Description: The first scheme, shown in Fig. lb. employs 
.tlternate input sampling, in which 'fat zeros' are interposed 
between the signal packets. By sampling only the signal 
packets at output taps, the contribution of the preceding 
signal sample is reduced from a first to second residual effect, 
the intervening 'zero' having absorbed the comparatively 
large first residual. 
The second scheme, shown in Fig. Ic, provides self cancel-
lation of the first residual loss, as well as a reduction in the 
contribution of preceding signal packets. Each input signal 
sample is injected in two successive charge packets, and the 
second charge packet of each pair is sampled at output taps. 
The reduction of the second packet by transfer inefficiency is 
compensated by the addition of the (ideally) identical loss of 
the leading packet during each transfer. The leading charge 
packet also reduces the residual effect of preceding signal 
samples. 
As both schemes halve the effective data rate, it is necessary 
to double the clock frequency and the number of stages to 
achieve the same sampling criteria and time-bandwidth 





(n+r)! 6(1 e)" 
r!n! 
product; the halfrate signal charge packets may be suitably 
sampled at alternate stages. For convenience, th, chemes 
are referred to as alternate zero alternate tap (a.z.a.t.) and 
double sample alternate tap (d.s.a.t.), respectively. 
The impulse-response sequence of the a.z.a.t. scheme may 
be obtained from the conventional response (expr. I), con-
sidering alternate terms only and allowing for 2n stages to 
tap n: 
(2n + 2r)! 2r,I 	2e 
2r!2n! 	
2 	lJ 
where C2 is the value of £ at the new clock frequency 2f 
(e will be taken as the value of e at .1). That of the d.s.a.t. 
scheme is obtained by considering alternate terms of the 
conventional response to two impulses delayed by one clock 




(1 +2ne 2 /(2r+ l)+2)c22'(l 	'21 (3) 
2r!2n! 
A summary of these results is given in Table I, where the 
techniques are compared in terms of a quality factor R, 
defined as the magnitude ratio of the first residual to the main 
charge packet. 
The results for the d.s.a.t. scheme are identical to those 
achieved by the scheme proposed by Tozer and Hobson ;' in 
fact, the Irinciple is similar. However, addition of the main 
charge packet and its first residual is here accomplished 
automatically during each transfer, rather than by peripheral 
circuitry. 
Limitations and comparisons: The benefit obtained from these 
techniques is reduced at high operating frequencies where 
doubling the clock frequency may degrade £2 significantly. 
Indeed, an upper limit on the operating frequency may be 
determined by the criterion 
£2 2 < e/2,z ...........(4) 
Clearly, the schemes perform best at clock frequencies where 
e is effectively constant; it is convenient to compare the results 
under these conditions. 
Table I shows that, where £2 &, both schemes offer 
an improvement over conventional operation. For practical 
ne values, the improvement in quality factor R is approxi-
mately I /2ne. Comparison of the two proposed techniques 
shows that double sampling provides a marginal performance 
improvement on alternate zero operation. Reference to Fig. I 
also shows that implementation of the d.s.a.t. scheme is 
slightly simpler. It is thus concluded that double sampling is 
preferable to alternate zero operation. 
Derice considerations: The increased number of transfer cells 
appears initially to be a disadvantage. For multitap-register 
applications, however, the increase in available silicon area 
may be advantageous where posttap signal processing is 
required on chip. The distance between tap outputs is often 
r 1 : r0 performance ratio 
General 	I 	Large n 	I ne = 0.1 
c1(n+l) 	 1 	ne 1 	1 0-100 
Alternate zero 	
(2n+2r)!
e 2 2 (1 c 2 ) 2 ' 




(I +2ns2 /(2r+ 1)+e 2)e2 2 '(l -c 2 ) 2 " 
alternate tap 
e 2 2 (n+1)(2n+1) 	1 	2(ne2 ) 2 	0-020 
e22(n+ 1 )(2n+1) 0
+c2(n+ 1))
2(ne2 ) 2 (l-ne 2 ) 	0.018 
0+ e2 (2n+ 1)) 
Reprinted from ELECTRONICS LETTERS 6th January 1977 Vol. 13 No. 1 pp. 31-33 
determined by transfer efficiency and process considerations 
and can be restrictive where identical signal-processing 
circuits are required at every tap. The schemes described 
here may be used to double the area available for peripheral 
signal processing circuitry, for a given c.c.d. cell length. 
sqol 
- 
s 	 fii 	iIi- comentiort 
fs 
sigal 	fS 
b alternate zero zero 
alternate top 
signal 
C double sairple 
fs 
alternate top 
Fig. I Three modes of c.c.d. operation 
sample frequency 
T. = sample period 
Conversely, where the distance between taps is determined 
by posttap circuitry, the schemes allow gate lengths to be 
halved for a given circuit configuration, permitting higher-
frequency operation. 
Implementation of both schemes involves little peripheral 
complexity, the only additional circuit requirement being the 




tapi 	 tapl 
I LI I 3. 
Fig. 2 Experimental device 
b Photomicrograph of c.c.d. 
a Schematic of cell structure 
practical simplicity makes the schemes very attractive where 
ii improvement in efficiency or increase in available pen-
)heral circuit area is desired without loss in device perfor-
nance. Where the increase in clock frequency and device 
.ength is impractical, it is possible to implement the schemes 
md preserve the lower clock frequency by multiplexing 
two parallel registers. 
The principle may be extended to include higher-order 
sampling and cell redundancy where greater improvements 
in efficiency or available peripheral circuit area are necessary. 
Experimental results: A 64-bit (32-tap) c.c.d. and its peri-
pheral f.g.r. 4 tapping circuitry (Fig. 2) was fabricated with 
a 'shadow-etch' (s.e.t.) process. 5 The device has gate lengths 
of 5 jxn, with 10 im tap gates and tap sense amplifiers of 
35 m pitch. 
The device was operated with a fill-and-spill inputtechnique. 
Fig. 3a shows the sampled output at tap 13 in response to a 
pulse input (shorter in duration than the clock period) which 
was adjusted to give 90% of full well capacity. The quality 
factor R is estimated from the photograph to be 0.04. 
Fig. 3b shows the corresponding output at tap 26, employing 
the d.s.a.t. technique, and quite clearly a significant improve- 
Fig. 3 Impulse responses 
a Normal operation (f = f. = 10kHz) 
b Dopble sampling (d.s.a.t.) operation (f = 20 kHz,f, = 10 kJlz) 
ment in the quality factor has been achieved; in fact, the 
improvement is such that the effective first residual is difficult 
to measure. Theoretically, the improved quality factor is 
approximately 0.003. It is interesting to note that the main 
response in Fig. 3b is the sum of the main response and the 
first residual in Fig. 3a, as predicted by eqn. 3. 
Conclusions: Two techniques have been discussed for improv-
ing the effective charge transfer efficiency of multitapped 
c.c.d. delay lines. Both can be implemented with little 
increase in peripheral circuitry. The apparent disadvantages 
of the techniques, twice the clock frequency and device 
length, should be outweighed in the majority of applications 
requiring high-efficiency values. The increases in device area 
may help the layout of the tap amplifiers. The d.s.a.t. tech-
nique is marginally better than the a.z.a.t. approach and the 
efficacy of the former technique has been demonstrated for 
a 32-bit c.c.d. delay line. 
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II 
Design of c. c. d. delay lines with 
floating-gate taps 
P.B. Denyer and J. Mayor 
Indexing terms: Charged-coupled device circuits, Delay lines 
Abstract: Multitapped c.c.d. analogue delay lines have been produced with the floating-gate, reset-sensing 
technique. Although the efficacy of the approach has been demonstrated, no comprehensive design pro-
cedure exists to enable systematic device design. Because the c.c.d. and its associated tapping circuitry is an 
active structure, the operational parameter relationships are extremely complex and dependent on many 
physical effects. Some of these individual processes have been previously associated with a particular oper-
ating parameter, but, usually, for a nontapped device configuration. This paper summarises the basic per-
formance limiting processes of floating-gate tapped c.c.d. delay lines, and presents a quantitative basis for 
designs and also for further analytical studies. In particular, 3-phase surface-channel devices are considered, 
although the analyses may be extended to other c.c.d. formations. The equations presented are related to a 
simple design example based upon a specification achievable in practical devices. 
Introduction 
A useful configuration for an analogue mode charge-
coupled device (c.c.d.) is the serial-in parallel-out mode, in 
which a number of sense amplifiers are used to detect the 
magnitude of sequentially injected signal-charge 'packets'. 
A usual constraint on these amplifiers is that the charge 
must be sensed nondestructively, without impeding its pro-
gress along the c.c.d. delay line. Additionally, the sensing 
technique should not add noise or distortion to the signal 
being detected. A necessary requirement for the sensing 
structure is that it can be integrated in c.c.d. technology 
and occupy a minimum of layout area. M.O.S. transistors 
are process compatible with the c.c.d. and are usually 
employed to form the tapping circuitry. 
The floating-gate reset (f.g.r.) tapping structure' is now 
recognised as a useful sensing circuit for many c.c.d. 
analogue signal-processing applications. It permits each tap 
output to be individually accessed, thereby allowiiig 
programmable transversal filters and correlators to be im-
plemented. Although the efficacy of the floating-gate 
tapping structure has been established, there is little inform-
ation available describing the detailed operation of the tap 
circuit or presenting a suitable design procedure. It is the 
objective of this paper that information is presented 
relating all aspects of the sensing structure design, and to 
provide a basis for further definitive work. A list of symbols 
is provided in Appendix 14.1. 
A diagram of a floating-gate tap circuit is given in Fig. 1. 
The c.c.d. tap electrode (or sense gate) is isolated during 
charge sensing, but, periodically, is reset to an intermediate 
voltage when there is no signal charge present underneath 
it. The 'floating' electrode is connected to the input gate of 
a sensing m.o.s.t., and any charge subsequently injected 
under this electrode stimulates a charge redistribution 
within the tap structure. This causes a related change in the 
electrode potential, which buffered by the m.o.s.t. tap 
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circuit, to provide an output signal at a low impedance. The 
sensed-charge packet is then free to transfer along the delay 
line and the operating cycle is repeated. This modified 
clocking arrangement is referred to as 'pseudo-rn-phase' 
operation for an (m + 1) - phase c.c.d., e.g. pseudo 2 - 
or 24 —Ø  for a 3 — Ødevice. 
Although the floating-gate tap appears a simple circuit to 
design, careful consideration must be given to the resultant 
performance characteristics. Intrinsic c.c.d. parameters such 
as charge-transfer efficiency and charge-handling capacity 
are indeed impaired by the asymmetric-electrode structure. 
Additionally, the sense amplifier tends to dominate the 
circuit topology and restricts the system bandwidth. 







rectjofl of charge 
transfer 
Fig. 1 Floating-gate reset tap schematic for a 3-phase c.c.d. with 
pseudo-2 -phase clocking 
In the following Sections, therefore, all aspects of the 
consequence of floating-gate tapping are considered, some 
relating to the c.c.d. operation, and others concerning the 
tap circuit design. 
2 	Fundamentals 
A capacitive model of the tap structure for a surface-channel 
c.c.d. is shown in Fig. 2, where the total depletion and 
oxide capacitances under the tap electrode are given by CD 
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and CO3 respectively, and CL represents .the total external 
load capacitance  on the tap.* 
A rigorous solution for the change in tap potential C5jg 
upon the introduction of a charge packet Q  is compli-
cated by the variation of depletion capacitance with surface 
potential . However, such a solution has been obtained by 
MacLennan, 1 who considered the simultaneous solution of 
the following characteristic equations: 
	




D - 0 1 0/  
c15 = VO+VG — VFB+QS i9ICO 
V02 	(3) 
CO 
where A is the tap-gate area, V0 is a process-dependent con-
stant given by (qNe o e8)/C, and the tap-gate potential V0 
is taken as the sum of a reset component VGa and a signal 
component V51g . The solution gives a 6th-order polynomial 
in VG that may be solved numerically to give the transfer 




which is a good approximation to eqn. 1 for CD <<C0 or 
CD <<CL. The inequalities are achieved practically when 
the substrate doping N is small, or when a suitable substrate 
bias is applied. 
3 	System linearity 
Although the intrinsic tap-transfer characteristic is non-
linear, an overall linear-voltage transfer function may be 
obtained by employing a suitable input technique. Consider 
initially a tap structure with a constant-load capacitance 
CL. It can be seen from the capacitivemodel of Fig. 2 that 
a linear relationship exists between any stimulated change 
in surface potential and the corresponding signal appearing 
at the gate, such that 
C. 
where L4 is the change in surface potential with respect to 







777—  777- 
Fig. 2 Capacitive model of floating-gate tap 
5 Throughout the paper, upper-case subscripts are used to denote 
absolute capacitive values, whereas lower-case subscripts indicate 
capacitance per unit area. 
the surface potential directly (e.g. diode cutoff 2 ) and an 
f.g.r. tap structure in place of the metering well, as shown 
on Fig. 4, it is thus possible to obtain a linear input/output 
relationship at the metering tap. The amount of charge 
trapped will not be a linear function of the signal, but, 
when transferred along the register, it will give rise to ident-
ical linear-output signals in taps that are an exact replica of 
the metering tap. (For this reason, and because clock break-
through may differ at the metering tap from that present at 
other taps, it is preferable that a separately adjustable reset 
level is provided for the metering tap, so that all reset 
potentials are identical after breakthrough.) 
In general, the load capacitance CL may not be suf-
ficiently constant to permit the linearity required. Further-
more, the sense transistor of Fig. 1 may form part of a non-
linear buffer state so that the usable output signal is a dis-
torted version of the tap-gate signal. In such cases, it is poss-
ible to linearise the overall transfer function by employing 
an additional amplifier at the input. Essential to these tech-
niques is the inclusion of a metering-tap circuit within the 
c.c.d. input structures; subsequent taps along the c.c.d. 
register should be electrical replicas of this tap, and will 
thus duplicate the metered output for a given signal-charge 
osig 
Fig. 3 Variation of tap potential with injected charge 
viA. 	 vout 
T612 :P _ 42 
Fig. 4 Linear input structure including input-potential metering 
tap 
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packet. By monitoring the metered output and regulating 
the injected charge before launching, the system transfer 
function may be linearised, regardless of the linearity of the 
intrinsic c.c.d. transfer function. In addition, the system 
transfer function may be constricted to unity gain, which is 
of great use when cascading devices. 
One such technique, proposed by McLennan, 3 involves 
the inclusion of the nonlinear c.c.d. input system within the 
negative-feedback loop of a high-gain differential amplifier, 
as shown in Fig. Sa. In this way the metered output is used 
to modulate the applied c.c.d. input so that the sensed-
output signal is made equal to the system input. Thus the 
total harmonic distortion due to both the c.c.d. input and 
the differential amplifier is attenuated by the open-loop 
gain of the system. Clearly, the scheme is only beneficial 
where the net steady-state closed-loop harmonic distortion 
is less that that obtained with the intrinsic c.c.d. input 
structure; thus imposing certain restrictions where onchip 
amplifiers are to be designed. The maximum attainable 
sampling frequnecy depends upon the slew rate and settling 
time of the closed-loop system, which should be critically 
damped. 
An alternative linearisation scheme, shown in Fig., Sb, 
employs a controlled input ramp that is interrupted by a 
fast-switching comparator when the metered output is 
judged to be equal to the defined input voltage. Such a 
technique is proposed by Hense and Collings,4 where the 
input ramp is achieved automatically by dynamic-charge in-
jection. The accuracy and speed of these schemes is limited 
primarily by the resolution of the comparator and the 
response of the sense amplifier. 
Both techniques are applicable to surface- and buried-
channel devices for sample rates up to 1 MHz, although the 
latter appears the more suitable for 2-phase structures. 
Other configurations are certainly possible, and further in-
vestigation of these techniques is being pursued, with due re-
gard to monolithic integration of the additional amplifier. 5 
I 	 1V5(iT-nT) 
(ii). 
nput 
meter -- 	tap n 
I 	IG 
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L input structure 
Fig. 5 Two feedback linearisation schemes 
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4 	Charge-transfer efficiency 
The presence of unlocked tap electrodes within the c.c.d. 
structure necessary to perform f.g.r. sensing tends to im-
pair the overall transfer efficiency of the device at both 
low- and high-clock frequencies. This Section considers the 
effect of pseudo-2-phase operation on transfer efficiency 
and outlines procedures for optimising the design for either 
low- or high-frequency operation. 
The charge-transfer efficiency of a surface-channel c.c..d. 
is limited at low-clock frequencies by interface state trap-
ping at the semiconductor surface. 6 These states trap free 
minority carriers immediately, but release them with time 
constants dependent upon the state energies. At low clock 
frequencies the effect is such that carriers trapped from one 
charge packet are released into the following potential well. 
The amount of charge trapped is proportional to the surface 
area occupied by the charge packet, although the effect 
upon the signal information can be reduced by employing a 
small, but finite, background-charge level, or 'fat zero', 
which always fills the surface states and leaves the signal 
charge unaffected. However, the sides of the potential well 
formed under an electrode are not perfectly steep, and 
charge packets of differing amplitude occupy slightly differ-
ent surface areas, as shown in Fig. 6. In this way, larger 
charge packets lose proportionally more charge. Assuming 
that the sides of the potential well slope linearly, the net 
effect is a constant transfer inefficiency, Ce. Clearly, Ce may 
be reduced by increasing the proportion of charge shielded 
by the fat zero, and by making the walls of the potential 
wall as steep as possible. 
For the tapped register designs considered here the 
width/length ratio of individual electrodes is high, so that 
additional charge trapping occurs predominantly along the 
electrode edges adjacent to the interelectrode gaps, shown 
in cross-section in Fig. 6. We may conclude that the limiting 
low-frequency transfer inefficiency is inversely proportional 
to the electrode length L (which determines the surface 
area shielded by the fat zero) and to the electric fields pre-
sent at either edge (which determine the slope of the sides 
of the potential well). Thus 
1/ 	1 	 1 	
) 
eea ( + 	 (6) 
V. - V 1 V0 - V off2 
von 
a— L —v 
Ell I 1s 	 signal fat zero 
additional 
surface area 
Fig. 6 Edge effect of potential well wtih sloping walls 
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where V0, is the 'on' potential of the electrode under con-
sideration and V01 
2 
 are the 'off' potentials of the two 
adjacent electrodes. 
Unfortunately, absolute evaluation of Ce depends upon 
an estimate of the interelectrode fields by computer simu-
lation of the structure. However, if the charge-transfer ef -
ficiency at low clock frequencies is of prime importance, 
then we may use eqn. 6 to choose optimum values of tap-
reset potential and electrode lengths. 
For small inefficiencies it may be assumed that the total 
charge-transfer inefficiency per cell is given by 
€ =e 	 (7) 
where e, are the contributions from each of the P transfers 
in a given c.c.d. cell. 
To simplify the analysis, we now define three types of 
electrode configuration that occur in floating- or biased-
gate c.c.d. structures: - 
type : electrode biased between two clocked electrodes 
type 0: clocked electrode between one biased electrode 
and one clocked electrode 
type y: clocked electrode between two clocked elec-
trodes. 
Now consider a general c.c.d. structure consisting of Na g 
electrodes of lengths L a, g, ., respectively. Eqns. 6 and 7 
may be used to generate an expression for the limiting 
charge-transfer inefficiency c of the complete structure 
1 
e = h L
a  VGG L o VVGG 11.p 	L y V 
(8) 
where h is a constant and Vo is the peak clock potential 
and VGG is the tap-reset potential, measured with respect 
to the minimum clock potential. 
Eqn. 8 assumes that the edges of the potential well 
under the biased electrode slope linearly. This is strictly 
true for constant bias applications only. When the signal 
charge is used to modulate the biased potential, as in f.g.r. 
tapping, the surface area covered by the charge packet is no 
longer a linear function of its magnitude. The analysis is 
valid, however, if we assume that the average slopes of the 
sides of the potential well are equal to those corresponding 
to the fixed-bias case. 
It is shown in Appendix 14.2 that, for a given total 
length restriction, e is minimised for 
L a :L:L.) = 1:1: l/ ,J2 	 (9) 
and 	 - 
VGG = 	 (10) 
These expressions may be used to optimise the low-
frequency performance of the c.c.d. register, regardless of 
the particular process parameters which determine the 
absolute value of e. 
Pseudo 2-phase operation also adversely affects the high-
frequency performance of the device where free-charge-
transport mechanisms limit transfer efficiency. In particular, 
the time available for charge transfer with biased-gate 
operation can be -considerably less than that available with 
conventional fully-clocked operation. Considering the three 
relevant transfers in detail with reference to Fig. 7, we note 
that: 
The phase-to-phase transfer takes place -in the conven-
tional manner, initially, but when the clock- and tap-surface 
potentials beéome equal, any remaining charge tends to 
partition equally between the tap well and the well being 
charged, as there is nothing to prevent the backward flow 
of charge underneath the tap electrode. The time available 
for transfer ta1  is thus the time taken for the clock voltage 
to reach the tap-reset potential. This transfer may be taken 
to occur with an effective clock driving potential of(V - 
VGG) volts. 
The phase-to-phase transfer does not commence until 
the surface potential under the clock electrode has reduced 
to that under the tap electrode. Thereafter, the transfer 
may be assumed to take place conventionally, in time t0 
with an effective clock driving potential of VGG volts. 
The tap-to-phase transfer commences immediately and 
can be assumed to be conventional during the period t03 
with an effective clock driving potential of (V - VOG) 
volts. 
For given driving conditions, therefore, the times available 
for transfer may be determined by studying the clock 
waveforms used. It can be seen from Fig. 6 that for typical 
pseudo-2-phase clock waveforms the time available for the 
phase-to-phase transfer t0 , is notable restricted. 
The complexity of free-charge transfer analyses prohibits 
an analytical optimisation of the f.g.r. structure with regard 
to high-frequency charge-transfer inefficiency. The follow-
ing procedure does, however, allow the designer to specify 
ideal timing diagrams for a given c.c.d. structure, to achieve, 
for example, a target charge transfer inefficiency of 10 
per transfer. The expressions are derived from two papers 
presented by Carnes et al. , 7, 8 who examined inefficiency 
as a function of transfer time for given gate lengths, clock 
voltages and process parameters. - 
A characteristic transit time rt, may be defined for a 
given electrode configuration, assuming infinite depletion 





. 	 1) 
where V is the effectivèclock driving potential (pre-
viously considered for the three cases of interest). Now an 
inefficiency of 10 - per transfer requires an available 
transfer time 8 of 4r1 r ; thus we obtain an expression for the 
time that should be made available for transfer 
ft 	(12) )3_2 L1. 3p*t v * ox Ill 
	
I_ to1 	 - 
VGG 
to3 	 to2 
l Y 
 
Fig. 7 Typical floating-gate clock waveforms showing critical 
transfer times 
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The length correction factor Lf is included to account for 
the effect of finite depletion width Xd and is given by 
	
LCf= 
i!: 	 (13) + .-  
SXd 
which is generally evaluated for half-full potential wells. 
These equations may be solved to obtain ta for each elec-
trode, thus completing the clock-driving specification in 
conjunction with Fig. 7. Clearly, one possible design pro-
cedure is to optimise the low-frequency charge-transfer 
efficiency and then use eqns. 12 and 13 to specify ideal 
clocking waveforms. 
If the resultant clock waveforms are unsuitable, then it is 
possible to design electrode lengths to conform to the avail-
able transfer times. Eqn. 12 can be rearranged to define L 
in terms of ta and used iteratively with a plot of L Cf against 
L from eqn. 13. This design procedure is not generally 
suitable, however, where the sense amplifier topology im-
poses a cell-pitch restriction, as considered in Section 8. 
5 	Signal handling 
A basic parameter of tapped c.c.d. delay line design is the 
choice of output-signal magnitude. This is determined by 
the combination of tap sensitivity and peak-charge handling 
capability so that 
sig 	 (14)
co 
where Qsjg  is the maximum charge handling capability of 
the structure. Now the value of Q ig is limited by the fastest-
filling potential well, which may be associated with the tap 
electrode or. either of the adjacent clock electrodes, de-
pending on the tap-reset potential and relative electrode 
lengths. It is thus necessary to study the filling of each well. 
For this purpose a surface-potential diagram of the struc-
ture is given in Fig. 8, where all potentials are given with 
reference to the lowest clock potential and variation of the 
reset level due to clock breakthrough is ignored. 
Now the surface potential under a clock electrode, cbSclk, 
as afunction of total injected charge Q is given by 
+2 	tOP  
8clk V0 + 	- VFB + 	 (15) co 
from which it can be seen that the potential well fills 
linearly, 9 giving a charge capacity 
sig W  COC1k 
where W, is the maximum allowable change in surface 
potential. The value of Ws is given by the depth of the 
potential well (VGG - V) so that 
clk = (VGG - P,)Co clk 	 (16) 
Consideration of the surface potential under a tap elec-
trode, 
OS ~~ VO + VGG + Vsi g — P 
I 




shows that this potential well fills faster than that under a 
normally clocked electrode, due to the interaction between 
the induced signal and the surface potential given by eqn. 5. 
Combining these equations and using the potential well 
depth WS = - V00 from Fig. 5 we obtain 
A 	 CLCOtap 
Ytap = 	GG 
,-, 	 ,, 
'-Otap 
By combining eqns. 16 and 18 with the sensitivity relation-
ship, eqn. 14, the peak attainable signal voltage may be 
evaluated for the two cases of interest as follows: 







charge handling limited by the clocked well, 
sig = —(l—VGG) 
C0 elk
---- 	 (20) 
CL 
where the negative signs occur because the signal appears as 
a reduction in the tap potential. 
.Clearly, for a given reset level, clock amplitude and known 
electrode lengths, the ouput-signal magnitude may be deter-
mined by a suitable choice of capacitance ratio. The effects 
of background charge and reset-level breakthrough are to 
reduce the peak attainable output signal by some 10%, 
depending on their relative magnitudes. 
+5 
Jr 
Fig. 8 Surface potentials and charge-handling capabilities of 
floating-gate c.c.d. stage 
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Noise performance 
To achieve a given output dynamic range it is necessary to 
consider all noise sources associated with charge input and 
transfer, and signal tapping and sensing. For convenience, 
the effect of each noise contribution is commonly ex-
pressed as an equivalent r.m.s. fluctuation in the number of 
carriers in each charge packet, and a comprehensive analysis 
in these terms has been given by Caranes and Kosonocky.' ° 
A summary of the individual noise contributions is given in 
Appendix 1.3. 
For typical signal processing applications, the noise 
source of most concern is that of fluctuations in the 




face. The resultant r.m.s. carrier fluctuation NFIS is given 
by'° 
- Fl .A I AT Xl A 11/2 
' 5 FIS 	11 11 1VSlNgJgJ 
where Nss is the surface-state density, Ng is the number of 
transfers, and A g is the average gate area. It can be seen that 
for any given process and register length this noise term is 
proportional to the square root of the gate area. Now for a 
given output signal level the peak charge capacity increases 
linearly with gate area provided the capacitive ratios derived 
in Section 5 are maintained. Thus, it is possible to increase 
the width of the c.c.d. channel (and the value of CL corre-
spondingly) to improve the signal/noise ratio to the desired 
level. 
Dark current 
Any f.g.r. tapping arrangement normally requires some on-
chip sensing and buffering circuitry, which necessarily dis-
sipates power. As the intrinsic c.c.d. structure is essentially 
nondissipating, the introduction of such a tapping system 
may adversely effect certain operating parameters through 
the associated increase in device temperature. Indeed, the 
dark current effect is known to be strongly temperature 
dependent. 
Dark current is the name given to the flux of thermally 
generated minority, carriers into the signal-charge packet. As 
these carriers are indistinguishable from signal charge, an 
additive error will result; and, because of the finite signal 
capacity, the dynamic range of the device may be impaired. 
Distortion of the signal is not as significant because the 
injection mechanism is essentially linear. Dark current arises 
mainly from electron-hole pair generation at the 
semiconductor-oxide interface- and within the depletion 
region surround it. 1 ' The generation rate due to both 
sources is proportional to the intrinsic minority-carrier con-
centration 
exp (Ea/kT) 	 (22) 
where the activation energy Ea , for silicon, is taken as half 
the bandgap in electron volts. At normal operating tempera-
tures the dark current may be expected to approximately 
double for every 10° C rise in temperature: The device tem-
perature is related to the onchip power dissipation P and 
the package thermal resistance R by 
Tc  = T+RP 	 - 	(23) 
Thus, knowing the dark-current level at some ambient tem-
perature, the device designer can predict the dark-current 
density JD at a given power-dissipation level. The resultant 
additive charge QD after an integration time t,, is given by 
QD = fDA c ti 	 (24) 
where A is the average c.c.d. cell area. This charge level 
may be related to the peak-signal capacity of the c.c.d. to 
determine the resultant signal error or the reduction in 
available dynamic range. 
Reset transistor 
Ideally, the tapping mode is only capacitively coupled to 
ground so that the output signal should appear as a change 
in tap potential, with respect to a given initial reset level. In 
practice, some leakage current to ground is unavoidable, 
and it becomes necessary to continuously bias the tap gate, 
either by using a resistor. 'pull-up' or by periodic resetting 
using a m.o.s.t. switch. 
The resistor pull-up technique has the disadvantage of 
imposing a highpass filter characteristic on the tap so that 
signal information at low frequencies, and in particular at 
d.c., is lost. Additionally, it is not practical to realise 
monolithically the high values of resistance desirable for 
such a biasing technique. 
The reset m.o.s.t. technique, included in the schematic 
of Fig. 1, preserves all of the signal information by period-
ically resetting the tap node to the desired potential when 
there is no signal charge present under the electrode. This 
may be achieved most conveniently with 3 - devices by 
resetting the node once every clock period, using the 0 1  
clock waveform. A particular advantage of this technique is 
that the reset m.o.s.t. may be fabricated easily as part of 
the tap structure. As the tap nodal capacitance is small 
(typically 1 pF) a minimum-geometry reset transistor is 
found to be adequate for most applications. An improve-
ment in the tap-output signal may be obtained by including 
an additional shield gate between the reset gate and the tap 
node, thus reducing capacitive breakthrough of the reset 
waveform once the transistor has turned off. 
9 	Sense amplifier 
As the tap-output signal is intrinsically high impedance, a 
sense/buffer amplifier is commonly employed to provide a 
more useful low-impedance output. Such amplifiers may be 
implemented conveniently using m.o.s. transistors that are 
process-compatible with the c.c.d., and may be fabricated 
monolithically with it. They have the necessary property of 
essentially infinite input resistance and are capable of out-
put admittances up to 1000pS. Where system linearity is 
achieved with a feedback-input technique, the amplifiers 
should be well matched and should ideally preserve or 
enhance the useable signal magnitude without adversely 
affecting dynamic range. Careful study of various sense 
amplifier configurations suggests that these qualities may be 
best met by the m.o.s.t. source follower with_ constant-
current load,-shown in Fig. 9, and analysed in part by 
Frohman-Bentchkowsky et al.'2 It has the important 
advantage that the small signal gain is close to unity, highly 
linear and essentially independent of transistor matching. 
Threshold voltage and gain variations do, however, result in 
random d.c. offsets at the output, which, with good design 
and processing, may be limited to the order of ± 50 mV. 
DD 
yin 	 driver 
vo 
VblaS H load 
I vs5 
Fig. 9 M.O.S. T. source follower with saturated constant.current 
load 
Vbias < V0 + VT 
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tap output 
(1) 




Fig. 10 Schematic of single tap circuit showing electrode types 
The output conductance of the source follower Y 0 is 
given approximately by the transconductançe of the satu-
rated active tansistor or 
YO ~!t g, 	(200 Z ID) 25 
Thus the dimensions of the sense transistor will normally be 
determined by the specified device parameters of output 
conductance and supply. current (or power dissipation). The 
load device and bias voltage should be chosen to satisfy 'D 
in the most convenient way. For depletion-mode transistors, 
Vb may be at ground potential and a suitably large load 
transistor used. Where many sense amplifiers are required, 
however, the layout area may be reduced by using mini-
mum-dimension load transistors and generating the required 
bias voltage on chip. With good design the latter technique 
has the better tolerance to threshold -volt age variations. 
At this point in the design, the geometry of the sense 
amplifier and reset-transistor structure maybe specified; it 
should be noted here that in continuously tapped delay-line 
designs the geometry of the sense amplifier commonly 
determines the celipitch. Thus the transfer efficiency con-
siderations of Section 4 should be combined with this pitch 
restriction to determine individual electrode lengths. In 
many cases the two considerations are incompatible, and it 
may be necessary to employ two or more c.c.d. bits per 
sense amplifier cell in order to obtain the required high-
frequency performance. The redundancy introduced by this 
technique may, in fact, be put to advantage' 3 by multi-
plexing the signal input in such a way as to reduce the 
apparent transfer inefficiency. 
Having designed the sense amplifier, its input capacitance 
Ci, may be determined from a small signal model as 
Cin = Cgb + Cgd + (Cgs  + Cgse)(l - Gv) 	(26)  
10 Design example 
To illustrate some of the properties and capabilities of the 
f.g.r. structures examined in this paper, consider the design 
of a tapped c.c.d. register subject to the target specification 
given in Table 1. A complete circuit schematic of a single 
tap based upon the previous considerations is shown in Fig. 
10, which also indicates the major design parameters. Fig. 
11 shows a possible layout geometry for one cell of the 
tapped delay line for a double aluminium s.e.t. process." 
An immediately noticeable feature of this design is the 
inclusion of two c.c.d. stages per sense amplifier, a necess-
ary measure to shorten gate lengths and thus realise the 
specified high-frequency performance. Note that the maxi-
mum clock frequency required to maintain the specified 
delay between taps is now 4MHz (refer to Table 1). 
The sense amplifier layout in this case imposes a cell 
pitch of 56,um that has beenapportioned between the in-
dividual electrodes, as far as layout rules allow, in such a 
way as to minimise charge-transfer inefficiency at low fre-
quencies, following the analysis of Section 4. 
Free-charge-transfer considerations yield critical transfer 
times of t, > 22ns, ta  > 40ns and ta  > 68ns for the 
tapped c.c.d. stage, where these times are indicated in Fig. 
6. Such transfer times are adequate for the fully clocked 
c.c.d. stage because of the increased effective driving volt-
ages and shorter electrode lengths. It is easily verified that 
clock waveforms conforming to these requirements may be 
generated at frequencies up to 4 MI-k. 
A reset level (after clock breakthrough) of half the peak 
clock voltage has been chosen. This allows a theoretical 
peak output signal of 45 V for the tap and load capaci-
tances indicated, and allowing for a small-signal sense ampli-
fier gain of 0-9. The total sensitivity is 1-34 V/pC. In prac-
tice, the maximum output signal may be reduced to the 
specified 40 V after accounting for a background 'fat zero' 
charge level and capacitive clock breakthrough on to the 
isolated tap electrode. 
where Gv is the small signal gain (typically 0.9) and the 
subscript e indicates an external (overlap) capacitance. Each 
of the components of eqn. 26 is a function of the quiescent 
operating conditions (see for example Cobbold, 14 chap. 8) 
and their evaluation is somewhat laborious. A good design 
approximation is, however, given by 
CCl — g 	 (27) 
where Co' is the total oxide capacitance associated with the 
active transistor. 
The input capacitance of the sense amplifier is, of course, 
an integral part of the total tap load capacitance CL, which 
may now be estimated by inspection of the layout and use 
of eqn. 27. From Section 5, the ratio of CL to a particular 
electrode oxide capacitance defines the achievable output-
signal magnitude. Having already determined the tap elec-
trode length, this ratio may be used to define a channel 
width Z. 
The intrinsic dynamic range of the structure may now be 
estimated. from a knowledge of the peak-charge capacity 
(Section 5) and expected noise level (Section 6). If necess-
ary, the c.c.d. channel width Z and the tap load capacitance 
CL may be increased to obtain the noise performance 
required. 
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The expected peak signal charge is 30 pC, or 2-82 x iO 
carriers. The theoretical noise level (Section 6) at the last 
tap is 4.27 x 103 r.m.s. electrons, indicating that the speci-
fied dynamic range should be achieved so that no further 
increase in channel width or load capacitance is necessary. 
When mounted in a ceramic package of thermal resist-
ance 75 0 C/W, the chip temperature under operating con-
ditions is expected to be 15 °C above ambient. Thus, from 
Section 7, we may predict an increase in dark current of 
approximately three times the ambient value (in this case, 
40 nA/cm 2 ). For the average bit area under consideration 
this results in an increase in the signal-charge packet of 2 
pC/s. For a delay of 1 ms between taps, this dark-current 
level reduces the available dynamic range by up to 5% at 










Table 1: Target specififation of a typical 32-tap c.cd. delay line 
Parameter Value 
Number of taps 32, plus input metering tap 
Time delay 1 ms - 500 ns per tap 
Sampling frequency 1 kl-lz - 2 MHz 
Power dissipation 200 mW 
Power supply VDD = 15 V. VSS = 0 V 
Tap output impedance <2 kfl 
Clock magnitude 25 V peak-to-peak 
Available output signal 4 V peak-to-peak 
Dynamic range (at tap 32) >60dB 
Total harmonic distortion <-50dB 
With feedback linearisation <-60 dB 
11 	Conclusions 
Tapped c.c.d. delay lines using the floating-gate reset (f.g.r.) 
technique have been demonstrated in several analogue-
signal-processing applications to date. The overall peform-
ance of the tapped delay line depends on many factors, in-
cluding the c.c.d. type and its gate dimensions, the limiting 
effect of the f.g.r. tapping cirucitry, the bias and clock volt-
ages, the input technique, the starting material and the pro- 
cessing conditions etc. 
This paper has presented a basic quantiative approach 
for the device engineer to undertake detailed and systematic 
design. The interaction between the various physical pro-
cesses and circuit conditions that govern the device per-
formance have also been reviewed. The description of the 
design example and the accompanying analysis should also 
help with the layout of the structure and indicate the 
geometrical limitations. 
Although this work should aid the c.c.d. design engineer, 
it is by no means an exhaustive treatment, nor are all of the 
expressions optimised. Further analysis, device design and 
characteristisation will be necessary before a definitive 
design guide can be produced. 
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14 Appendixes 
14. 1 List of symbols 
Ag = average c.c.d. gate area 
A c = average c.c.d. cell area 
CD = total depletion capacitance under c.cd. electrode 
CL = total tap load capacitance 
Co = total oxide capacitance under c.cd. electrode 
Co' = total capacitance associated with sense transistor 
C0 = oxide capacitance per unit area 
g = small-signal transconductance 
ID = source-follower drain current 
JD = dark-current density 
k = Boltzmann's constant 
L = c.c.d. gate length 
ni = intrinsic carrier concentration 
N = substrate doping concentration 
q = electronic charge 
= peak charge capacity under clocked electrode 
Qjg = signal charge 
= peak charge capacity under tap electrode 
ta = time available for charge transfer 
= oxide thickness 
T = absolute temperature 
= ambient temperature 
T = chip temperature 
VFB = m.o.s. flat-band voltage 
VG = tap-gate potential 
VGG = tap-reset potential (after clock breakthrough) 
V0 = process dependent constant 
Vsig = signal potential at tap gate 
VT = transistor threshold voltage 
Vt = clock voltage 
V4, = effective driving potential for charge transfer 
= peak clock voltage 
Xd = depletion-region width 
Z = cc.d. channel width 
00 = transistor gain factor 	- 
Ce = charge transfer inefficiency due to the 'edge effect' 
= transfer inefficiency per cc.d. cell 
co = absolute permittivity of free space 
= relative permittivity of silicon 
= effective carrier mobility 
Tb. = characteristic charge transfer time constant 
= surface potential 
= change in surface potential 
14.2 Optimisation of/ow-frequency transfer inefficiency 
Let the electrode lengths be combined in the ratios 
K 1 = 	and K 2 =2 
La 	 L a  
and impose as a boundary condition a total structure length 
L': 
L' = NaL a +NLp+N7 L 7 	 (29) 







To minimise Ce we must choose K 1 , K 2 and VGG so that 
ace - a€ - a€ - 
I 	 2 	CC 	 - 
Evaluating the partial derivatives and solving simultaneously 
2:2:1 	 (32) 
V0 
VGG= -- 	 (33) 
14.3 Noise sources 1° 
The dominant noise sources in charge-coupled devices are 
broadly of two types: those associated with charge transfer, 
which tend to be cumulative, and those associated with 
charge injection and sensing, which are purely additive. 
One source associated with charge transfer arises from 
fluctuations in charge-transfer efficiency so that 
= [2dVgN8] 1/2 	 (34) 
where N. is the total number of carriers per charge packet 
including background ('flat zero') cimrge 
A more dominant cumulative noise source, that is in-
dependent of signal charge, is attributable to fluctuations in 
the total number of carriers trapped by fast interface states 
so that 
NnFIS= [1.4 kTN sNgA g] V2 	 (35) 
where N is the fast-interface state density and A g is the 
average gate area. 
Noise due to charge setting at the input and due to 
sense node resetting is characterised by the capacitance of 
the node being charged, so that 
Rn reset = 400(CPF)
1/2 	 (36) 
where CpF is the nodal capacitance in picofarads. 
Finally, noise sources within the m.o.s.t. sense ampli-
fier must be considered. Noise models tend to be complex, 
but for most applications this source is small compared to 
those already considered. An approximate expression, 
obtained by Carnes and Kosonocky, is 
- 	 B 	1000J.L5'1 112 
Nn most = 6OCPF 5 
MHz x mo J 	(37) 
where CF is the sense nodal capacitance in picofarads, LB 
is the filtered output bandwidth and g 0 is the transcon-
ductance of the sense transistor in microsiemens 
(28) 
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Design and development of c.c.d. 
programmable transversal filters 
J. Mayor and P.B. Denyer 
Indexing terms: Charge-coupled devices, Correlators, Filters, Signal processing 
Abstract: This paper examines the potential of integrated -circui t-based programmable transversal filters for 
'baseband operation. The emphasis is on compact processors with an eventual aim of a single chip, monolithic 
design suitable for a variety of signal-processing applications. Before hardware developments are treated, 
trade-offs between serial and parallel configurations of convolver are considered, together with their respective 
component requirements. It appears that for complete integration of a transversal filter module, the parallel 
approach is preferred. A study is made of the circuit elements of a particular realisation of an integrated 
analogue convolver in c.c.d./m.o.s. technology. All aspects of the design are considered and the description is 
focused around a prototype 64-stage programmable transversal filter. Several such units could be cascaded 
giving this integrated approach an enormous potential in applications where space and power are crucial, and 
high computing precision is not essential. 
Introduction 
The development of compact, lightweight, low-power 
hardware to perform the real-time correlation/convolution 
of two discrete signals permits the realisation of sophisti-
cated signal processing functions, such as matched filtering 
and spectrum analysis for a variety of applications. Recent 
advances in microelectronic components are central to 
these developments and include progress in analogue as well 
as digital devices. Now, in addition to conventional digital 
elements for performing discrete-timi signal processing, 
charge-coupled devices' (c.c.d.$) are available. These pro-
vide primarily high-density analogue/digital storage in 
various configurations, and are 'compatible with m.o.s. 
circuitry for performing ancillary functions. The c.c.d/ 
m.o.s. approach looks extremely promising for realising 
convolvers with performance attributes suitable for many 
areas including sonar, communications and instrumentation, 
particularly for mobile equipments. 
The advent of the microprocessor and l.s.i. memory 
means that powerful and versatile filtering systems can be 
programmed and controlled. Such an arrangement is ex-
tremely important in the signal-processing context as any 
desired filtering function can be realised simply by 
programming its impulse response. Interfaced with a micro-
processor 2 this system could provide 'intelligent' adaption 
of the filter response to optimise performance, or, for 
restricted applications, a single filter may be time multi-
plexed to implement many different signal processing 
functions. 
A programmable transversal filter can be realised using 
various architectures based upon combinations, of serial and 
parallel forms. Each configuration is likely to be suited to a 
particular hardware arrangement and dependent upon the 
overall system parameters. In this paper, the emphasis is on 
solid-state convolvers based on silicon integrated circuit 
technology. The trãde-offs between, and limitations of, 
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serial and parallel forms of processor are discussed with 
particular reference to integrated circuit implementation 
with a minimum package count. 
Principles 
2. 1 Convolution 
A filter having an impulse-response sequence r of N ele-
ments will respond to an L element signal sequence s with 
an (L + N) element ouput sequence given by the convol-
ution sum 3 
(s*r)(m) =rs 	 (1) 
The calculation requires N multiplications for each con-
volved point (one multiplication for each reference element) 
and, thus, a total of(L + N)Nmultiplications for the com-
plete convolution sequence. 
2.2 Serial versus parallel 
Large computers can be used to program and carry out 
these computations very easily, but the demand for dedi-
cated, compact, hardware realisations is an important and 
developing applications area. 
All convolution systems must provide some memory 
register for storing the reference sequence and the last N 
signal samples, m - Sr,, a facility for multiplying to-
gether individual samples of the two sequences, and a 
method of shifting the sequences with respect to each 
other, by one element, after each calculation of the con-
volution sum. 
One common approach for realising the convolution 
function is shown in principle in Fig. la, and employs a 
single multiplier to execute the N multiplications at each 
convolved point in series. Thus for real-time convolution, 
the multiplier must operate at N times the signal sample 
frequency; similarly, the data contained in the signal and 
reference registers' must be recirculated at that rate. After 
each recirculation, the oldest signal sample is replaced by a 
new input sample and the next convolution point is ob-
tained by a further recirculation, with N corresponding 
multiplications in series. 
As an alternative to the serial system, real-time com-
putation of the convolution sum may be achieved at a 
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processing rate equal to the signal sampling rate by the 
effective parallel processing of the required multiplications. 
This may be realised in an N-stage, programmable trans-
versal filter of the type shown in Fig. lb. Here the hard-
ware requirement is increased by N-i. multipliers, but for a 
given signal bandwidth the speed requirement is reduced by 
a factor of N. Note also that the equivalent number of 
signal sample-shifts, or transfers, is also reduced by a 
factor N. 
Many other correlator architectures are possible, usually 
involving one or more serial/parallel configurations to opti-
mise the -parameters of the system. In many cases the speed 
of the multiplication hardware limits the operating band-
width and the system has to be configured with multi-
plexed or parallel channels to achieve performance at the 
expense of duplicated multiplication. 
Fig. 1 Serial and parallel forms of implementing the convolution 
sum 
2.3 Analogue versus digital processing 
Convolvers based on conventional digital components are 
widely available but suffer from the disadvantage that when 
they are used to process analogue signals - as is very often 
the case in signal processing - a./d. conversion is required. 
Their speed is limited essentially by the rate of the digital 
multipliers used, and these are likely to be largely respons-
ible for the high power taken by such a processor. Further-
more, digital multiplication is costly in terms of hardware, 
requiring currently at least one package per multiplier. For 
higher packing density, analogue multipliers and summers 
can be used but these, of course, suffer from the inaccuracies 
of analogue multiplication and thus impose an upper limit 
on useful resolution. However, the distinct advantage of a 
digital convolver - in common with all digital systems - 
is that the accuracy of computatior, which is a direct fun-
ction of the digital word size, is essentially infmitely ex- 
pendable (but naturally limited by the components used). 
This precision is obtained at the expense of power and 
system size, but for some applications is of major import-
ance. 
Analogue processors of all kinds suffer from the dis-
advantages of drift, sensitivity and difficult circuit design. 
Convolver realisations based on analogUe techniques are 
also subject to the restrictions of the usually modest 
dynamic range of analogue-analogue signal multipliers. 
However, where these problems can be contained they have 
the attributes of a more direct realisation of the convol-
ution function, in comparison with digital approaches; thus 
advantages may arise which outweigh the inherent prob-
lems for a particular application. 
In realising an analogue processor, analogue memory 
could be provided by m.o.s. capacitor storage;however, by 
using charge-coupleddevice memory then the shift facility 
is provided inherently. Thus, c.c.d.-based analogue con-
volvers offer a potential size advantage over all-digital tech- - 
niques. Their application is substantially limited to parallel, 
or t ransve rsal -filter, realisations of convolver because of the 
difficulty of recirculating sampled analogue data in an 
analogue-mode c.c.d. Charge-transfer efficiency problems 
degrade the data after many recirculations and made serial 
convolver forms essentially impossible to implement, even 
with compensation for charge dispersion. 
The provision of an analogue reference memory is an 
additional problem to be faced; conventional c.c.d./m.o.s. 
processes do not allow long-term storage of analogue in-
formation, and some means of refreshing must be provided. 
This may not be such a severe disadvantage at the systems 
level, however, as the reference information may -often be 
held in digital form in some memory associated with a cen-
tral control unit (possibly a microprocessor). Refreshing the 
reference can then take on a 'direct memory access' 
(d.m.a.) priority without interfering with other control 
functions. Thus a dedicated non-volatile memory block, 
always associated with a given analogue convolver, is not 
necessarily implicated. 
A further convolver formation- is to have an analogue 
signal input and a digital reference. The multiplier re-
quirement is relaxed where a single bit reference is suitable. 
and, consequently, the overall hardware complexity of the 
processor thereby becomes reduced; analogue multipliers 
are, however, implied. Monolithic correlators of this type 
have been reported 4 in c.c.d./m.o.s. technology. In order 
to simulate a multibit reference, however, several units 
must be run in parallel or one longer unit time-shared. 
Alternatively, a multibit reference may be used with 
multiplying d./a. convertors at each filter point. The com-
plexity of this approach limits the filter packing density to 
8 points per chip, currently; thus large time-bandwidth 
products are not readily fabricated. 
2.4 Comparison of realisations 
it is clear from the preceding discussion that if high pre-
cision is required then a digital processor is essential. For 
low bandwidth applications (<20 kHz for a time-bandwidth 
of 1000) then a serial convolver offers many advantages. 
However, where dynamic ranges of 40-60 dB are suitable, 
or a high speed processor is required, then a parallel 
approach based upon c.c.d./m.o.s. devices may be a poss-
ibility. Therefore, as digital component development pro-
gresses, the boundary between the various approaches will 
ELECTRONIC CIRCUITS AND SYSTEMS, JAIVUAR Y 1978, Vol. 2, No.1 
Table 1: Performance comparison of different convolver realisations 
Convolver type 
Configuration 	Mode 	 Speed 
	
Packing density 	Accuracy 	 Features 
to any requirement 	permanent, signal 
digital 
	
(with digital 	 and reference 
multiplication) memory 
medium-slow 	medium-high 	limited by analogue 	restricted by 
Serial 	 analogue and digital 	 (trade-off with (trade-off with multipliers 	 recirculation of 
packing density) 	accuracy) 	 analogue data 
analogue 
to any requirement 	permanent, signal 
digital 
	
low 	 (with digital 	 and reference 
multiplication reference memory 
Parallel 	 analogue and digital 	 fast 	 medium 	 permanent 










reduce the efficacy of analogue approaches, although 
analogue-analogue convolvers will always provide the maxi-
mum packing density in parallel implementations. 
Table 1 summarises the features of the various ap-
proaches: performance figures are not included because of 
the difficulty of specifying hybrid systems and comparing 
performance parameters. Many trade-offs are evident from 
the Table but three particular cases appear most interesting: 
the parallel, digital convolver represents the best 
combination of speed and accuracy at the expense of power 
and size 
the parallel, analogue convolver represents the best 
combination of speed and packing density, at the expense 
of accuracy 
the serial, digital convolver 5 represents the best com-
bination of packing density and accuracy for low-frequency 
applications 
Of these three approaches, the parallel analogue convolver 
is the most promising for compact,lightweight applications 
requiring T-B products up to 1000. 
Parallel convolver implementation 
The remainder of the paper is devoted to a systematic study 
of the design philosophy regarding a particular realisation 
of an integrated, parallel, analogue convolver based on the 
principles of Section 2.2. Because a single-chip design only 
appears achievable using analogue-mode c.c.d./m.o.s., and 
because the convolver in this technology is an active 
component, then the design problem is very involved. 6 ' 7 In 
this section, details of many of these considerations are out-
lined, pertaining to the convolver signal input, c.c.d. tapped 
delay line, the four-quadrant multipliers and a programm-
able reference memory. Although many other approaches 
to a single-chip convolver are possible, it is thought that the 
majority of t discussion will be relevant to other realis-
ations based on c.c.d./m.o.s. technology. 
3. 1 MOS design techniques 
In this Section, the requirements for the m.o.s. circuitry 
necessary to implement a convolver, when combined with a 
c.c.d. delay line, are outlined. Later work will present the 
limiting processes and appropriate equations that apply in 
the design of the integrated circuit. 
M.O.S. linear circuitry concepts have not been fully ex-
ploited to date because of the problems associated with 
this approach. Hitherto, problems of noise, drift and low 
transconductance values (gain) have made their application 
to linear processing very restricted, in comparison to bi-
polar transistors. Although bipolar types have many useful 
operating parameter values, they do suffer from being 
relatively large in area. in the convolver design, where the 
object is to pack as many processing cells as possible on the 
chip, m.o.s. transistors would have the advantage of small 
size. Thus in the study leading up to the prototype con-
volver design, detailed later in the paper, the adverse 
features of m.o.s. structures were studied in their required 
configurations to see if any improvements could be inno-
vated at the circuit level. 
Fortunately, in the c.c.d. context, m.o.s. linear circuits 
can be made to appear to be high performance by adopting 
an elegant technique. The sampled-data nature of c.c.d. 
operation imposes on the m.o.s. circuitry its time quantis-
ation. Thus the m.o.s. circuitry serving, say, the outputs of 
a convolver c.c.d. delay line, is required to be active for the 
time when the data is valid and then, temporarily, is not 
used. During these regular periods in which the data is being 
transferred in the c.c.d. (say about half of a clock period 
for a 2 - 0 device) any drift in the non-sampled m.o.s. 
circuitry can be assessed and then eliminated by an approp-
riate correction. This could involve, for example, storing an 
error signal caused by transistor drift on a capacitor (store) 
so that it may be subtracted from a subsequent, new signai 
sample during the next valid data time. As the error 
correction process could be maintained at the c.c.d. clock 
p.r.f. the 'chopping' frequency could be very high and 
should be extremely effective in minimising any drift that 
would otherwise occur. It is also very useful as an approach 
because it could be used not only for correcting say the 
drift in a monolithic m.o.s. transistor summing amplifier, 
but also for reducing d.c. drift in the bias levels of the c.c.d. 
tap amplifiers and multipliers. 
A further technique has been proposed 8 for improving 
the input/output linearity of ccd./m.o.s. circuits. With-
out this technique the gain and distortion in such circuits 
would be ffl-defmed, and lead to specification problems of 
the convolver system. The technique uses a single, high-
gain, operational amplifier for improving the linearity by 
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spaced controlling electrodes. The charge packets, which 
are amplitude modulated to contain signal information, are 
transferred along the register by driving the electrodes with 
rn-phase clock waveforms (typically m = 2, 3, 4). Clearly, 
the time delay between samples is directly controlled by 
the clock frequency. An additional requirement of the 
tapped delay line, however, is that the information con-
tained in each sample be periodically sensed whilst leaving 
the charge packet isolated and free to transfer along the 
register. 
A non-destructive sensing scheme 9 which may be im-
plemented in any c.c.d. technology is illustrated in Fig. 2. 
A conventional clocked electrode in the c.c.d. structure is 
replaced by a 'floating-gate' reset (f.g.r.) sense electrode. 
This electrode is firstly reset to a bias voltage whilst there 
is no signal charge underneath it. It is then isolated and any 
charge subsequently injected (as a result of the c.c.d. clock-
ing action) causes a related change in electrode potential. 
The signal may be sensed via an m.o.s. transistor amplifier 
to provide a voltage output at a low impedance. 
In1---. 
including the otherwise nonlinear input circuit in the 
forward-gain loop of a voltage follower. Further details of 
this approach to linearising the input/output transfer 
function are given in the following Sections. 
The basic operations of a parallel convolver for mono-
lithic implementation have been discussed previously and 
are summarised in Fig. lb. In order to achieve the necessary 
density of functions in an integrated circuit, all the oper-
ations such as delay, multiply and sum, must be obtained 
within a narrow strip on the surface of the silicon substrate. 
In practice, layout of the multipliers is a major problem. 
These should be fabricated at a pitch corresponding to the 
c.c.d. delay-line cell length, or in a multiple of it, for a neat 
device topology. In Section 3.4, considerations of an m.o.s. 
multiplier structure are detailed together with an error 
analysis for their performance. 
In the remainder of this Section other details of the 
m.o.s. circuit design requirements are given, including a 
technique for storing and presenting the reference signal to 
the multipliers, and details of the summing circuitry. This 
work forms a unified basis for a fully integrated convolver 
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3.2 Signal register 
A prime requirement of the transversal filter realisation of 
Fig. lb is a periodically tapped, analogue delay line. Such 
sampled-signal delay functions are readily implemented us-
ing compact, low-power c.c.d. registers. These provide 
naturally the sequential delay of analogue signal samples, in 
the form of isolated charge packets, via a series of closely 
Fig. 4 FGR rap output showing a de1ajed chirp wase form 
a Sampled input waveform 
b Delayed tap output (2 V. 200 is) 
Although the intrinsic transfer function may be complex 
the linearity and gain of this structure may be well defined 
by applying a feedback linearisation scheme 8 at the register 
input, as shown in Fig. 3. In this case an f.g.r. tap is used to 
meter the input charge level which is then corrected via a 
differential amplifier until the desired tap output signal is 
obtained. The charge packet is isolated and transferred 
along the c.c.d. delay line resulting in identical output sig-
nals at all subsequent taps, which are replicas of the input 
metering tap. 
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A typical delayed tap output resulting from a chirp in-
put signal is shown in Fig. 4. Note that the output signal is 
'chopped' and the true signal information appears for only 
a fraction of the complete clock period due to the reset-
isolate-inject charge sensing sequence. 
Considering errors within the structure, the c.c.d. tapped 
delay element has three fundamental disadvantages: 
Transfer inefficiency. A small fraction of each 
charge packet is left behind at each transfer, causing cumu-
lative signal degradation along the register. For an ineffic-
iency e per tapped stage, then the output at a non-destruc-
tive tap n at time m is 
r=(m- n) 
r0 	n!r! 
In the frequency domain this has the effect of imposing a 
lowpass filter characteristic, the seventy of which increases 
with increasing cumulative transfer inefficiency. 
Dark current. As signal charge packets travel down 
the c.c,d. they are subject to an additive error due to 
minority carriers,' 0 which are thermally generated within 
the semiconductor. For a uniformly clocked c.c.d. the net 
effect is a steady increase in signal charge with time. As the 
effect is essentially linear there results a constant offset 
error at tap n of 
volts sig 	
Qsig 
where J/gjg  is the change in tap output potential corres-
ponding to the peak charge capacity Qsjg,  JD is the dark 
current density, A c is the average c.c.d. cell area and Tt is 
the time delay between taps. 
(iii)Amplifier mismatching. Although the c.c.d. transfer 
function can be linearised at the input prior to launching 
the signal charge packet, the ultimate accuracy of the 
tapped delay line requires that the characteristics of subse-
quent tap amplifiers match those of the input metering tap. 
Such mismatches may be caused by random gain and 
threshold variations in the m.o.s. transistors. It is possible, 
however, to design the buffer amplifiers such that these 
effects result only in quiescent offset errors. It is showii 
later that these errors may be cancelled at the output. 
3.3 Reference register 
As the c.c.d. signal register provides the necessary time-
shift process a static reference register, permanently driving 
one set of multiplier ports, is sufficient. The most compact 
analogue reference store consists of a series of capacitors 
followed by buffer amplifiers, if necessary, to drive the 
multiplier circuitry. Many reference elements may be 
loaded from a common reference input busbar using on-
chip digital multiplex techniques, or by reading the refer-
ence serially into a c.c.d. register and then transferring the 
reference set in parallel to the capacitor array. The former 
technique, illustrated in Fig. 5, is preferred for two reasons: 
Real-time updating permits feedback linearisation of 
each reference sample to be implemented right up to the 
appropriate multiplier port. 
By making the multiplex circuitry addressable indi- 
vidual reference addresses may be selected randomly as 
well as sequentially, which may be of great use in systems 
requiring permuted data (prime transforms, for example). 
The major limitation of the capacitively-held reference is  
information decay due to charge leakage. The dominant 
contribution toward leakage current occurs at the diffusion 
terminal of the sampling transistor, and its magnitude de-
pends upon the characteristics of the diffused diode in a 
complex manner. Assuming, for simplicity, a constant leak-
age current 'L  then the stored value r decays such that 
r - r — ( t — tr) 	 (2) 
where C is the holding capacitance and tr is the last refresh 
time. 
Capacitive breakthrough of the sample waveform onto 
the hold capacitor via gate overlap capacitance is a second-
order effect. The voltage level at which the sample transistor 
cuts off, and thus the magnitude of the breakthrough, is 
a function of the voltage stored. Assuming a linear buffer 
amplifier characteristic, the net effect is a quiescent offset 
combined with an apparent reduction in gain 
r-*(VoroVT) CfA 
	 C1A 
+rIl— 	I 	(3) 
Cf+Ch 	\ Cf+ChJ 
where r0 is the reference zero level, V0 is the off potential 
of the sampling waveform, VT is the threshold voltage of 
the sampling transistor, A is the small-signal voltage gain of 
the buffer amplifier and C1 and Ch are the feedthrough and 
hold capacitances, respectively. 
1 of N 
reference 
input 
Fig. 5 Digitally multiplexed capacitive analogue reference register 





Fig. 6 M.O.S. transistor nomenclature 
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3.4 Multipliers 
For general-purpose signal processing four-quadrant multi-
plication of the signal and reference voltages is required at 
each convolution point. An economical multiplication tech-
nique is based upon the essentially linear transconductance 
of an ni.o.s. transistor operating in the non-saturation 
region. A first-order expression for the drain current of 
such a transistor, shown in Fig. 6, is given by 
= 13mID (VGS- VT) VDS - 	 (4) 2j 
from which the change in drain current obtained upon dis-
turbing the gate voltage by an amount VS is 
13 m VDSVS 	 (5) 
It is worthwhile noting that V 5 may take either sign and 
that eqn. 5 is equally valid if VDS, as defined in Fig. 6, 
changes sign and the drain and source terminals become 
transpose d . * Thus the desired four-quadrant multiplication 
may be obtained by applying the operand voltages 
as a constant Vr  with respect to some fixed 'zero' 
level Vro  at one diffused terminal 
as a change in gate voltage v8 with respect to some 
'zero' level 	and by sensing the corresponding change in 
drain current. 
Previously the difference voltage v5 has been synthesised 6 ' 7 
by using two identical transistors with a common diffused 
terminal (Vr) the gate of the second transistor being driven 
with the 'zero' voltage V50 . The accuracy of this method is, 
however, critically dependent upon good transistor 
matching. 
An alternative approach using a single m.o.s. transistor 
is feasible where the reference voltage (Vr) is constant, as 
in this case. Here the undesired terms in eqn. 4 also become 
static, representing a constant offset at the output. Changes 
in the gate (signal) voltage now result in product changes at 
the output with respect to the (reference-dependent) zero 
level. Where necessary a defined output zero level may be 
obtained by alternatively applying a signal zero V50 to the 
transistor gate to obtain the output zero circuit: 
= m (v50 _VT)V r ) (6) 
and then subtracting this value from subsequent 'signal plus 
zero' samples. The alternate signal zero may be simply 
obtained by tapping the c.c.d. register at alternate stages 
and multiplexing signal and zero samples at the input. 
Thus a form of chopper stabilisation may be applied at 
the output to set and hold a zero level during the reset 
period, and output, subsequently, the product signal as a 
change in this level. Not only does this zero multiplexing 
technique remove the transistor matching requirement (a 
time-multiplexed transistor is perfectly matched to itself) 
but the alternate zero levels also contain information on 
all quiescent offset errors in the signal port (due to tap-
amplifier mismatching and threshold voltage variations in 
the multiplier transistor), which are thus also automatically 
removed at the output. 
* Because the drain and source terminals remain at a Constant 
potential there is no additional modulation of the dram current due 
to substrate bias effects so that eqn. S remains valid for more com-
plex drain current expressions than eqn. 4. 
Two possible errors arise when using this transconduct-
ance multiplication technique 
The changes in drain current may modulate the 
reference voltage Vr  due to the finite output admittance of 
the reference amplifiers. If the reference value has been set 
(using a feedback linearisation scheme) during the signal 
zero phase then the product error due to a reference 
amplifier output admittance of g 0 is given by 
sr - sr — s 2 r— 	 (7) 
g0 
where the error factor 13m/go  may be typically 1%. 
Individual 'matched' transistor gain factors 0m  may 
vary within a given integrated circuit by as much as 5% and 
between different circuits on the same slice by 20%. The 
variation between devices may be trimmed out at individual 
summing amplifiers, but there still remains a random 
product gain variation 53/3 between convolution points on 
any given device. The statistics of this variation are ob-
viously process dependent but the effect may be minimised 
by using multiplication transistors of large area and may be 
cancelled out in an adaptive system. 
Vr 
Vr 	J 
vs o/p v  
on Ehip bus 
Fig. 7 Multiplier rumming arrangement 
Vs = Vs + VSO 
Vr = Vr + V. 0 
35 Summing 
The provision of the multiplier reference voltage V 0 in 
addition to the summation of the product currents may be 
conveniently realised using a single operational amplifier 
and feedback summing resistor as shown in Fig. 7. Note the 
single current summing bus which again allows a compact 
circuit topology. 
The removal of the alternate zero current level may be 
easily accomplished at this stage by programming a current 
source/sink during alternate periods to remove the zero 
current level from the summing busbar. The removal of this 
quiescent current before the summing resistor enables the 
wanted output signal to occupy the full dynamic range of 
the summing amplifier rather than a restricted portion of it, 
thus enhancing the noise figure of the complete device and 
allowing the output gain to be varied without a correspond-
ing d.c. shift. 
Generally, the summing amplifier is a limiting factor in 
terms of system speed in that its output must settle within 
the time period for which the signal is true for an rn-phase 
device the settling time must therefore be T0s1rn where T 
is the c.c.d. clock period. If a signal sample-hold facility is 
made available on-chip prior to the multiplier gate, this 
settling time may be extended. Although the intrinsic 
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c.c.d./m.o.s. circuitry may be designed to operate at clock 
frequencies up to 10MHz, it is difficult to achieve sampling 
rates at the summing amplifier much above 1 MHz without 
resorting to bulky. high-power amplifiers which make 
mobile, lightweight applications less attractive. 
An operational amplifier design for this purpose in 
m.o.s. technology has been reported" using single-channel 
transistors. It was fabricated with an N-chainel c.c.d. 
process and gave satisfactory performance to above 1 MHz. 
A chopper stabiisation technique, similar to that outlined 
in Section 3.1, gave a useful drift figure of< 1 mV over an 
80 0 C change in ambient temperature. The area of the 
amplifier was only 06mm square. making it suitable for 
many c.c.d. peripheral functions. 
3.6 In tegra ted error effects 
Indications have been given so far, in this section, of the 
major contributions towards inaccuracy in this particular 
realisation of the convolution sum. The effects of these 
error sources at the output of the convolver are now dis-
cussed with reference to other work.' 2 Unfortunately, 
unless precise information about both the signal and re-
ference waveforms is available quantitative analysis is not 
feasib1e it is, however, useful to review the general effects 
of these errors so that potential problem areas may be 
analysed more fully. 
Charge transfer inefficiency (c) in the c.c.d. register 
has already been shown to degrade signal information at 
high frequencies; this being a cumulative effect with in-
creasing Ne products. In terms of frequency filtering appli-
cations, however, the net effect at low frequencies is a shift 
in the transition edges between pass-band and stop-band of 
a factor (1 - e), regardless of the number of filter stages. 13 
The effect upon correlator performance is somewhat more 
signal dependent, but charge transfer inefficiency is known 
to cause a slump in the correlation peak and a correspond-
ing increase in sidelobe significance. It has been suggested 
that in certain correlation applications an Ne product of 2 
is tolerable.' 4 
Random gain errors in the multiplication process are 
analogous to tap weight errors in split-gate, c.c.d. filters and 
as such may be expected to impair stop-band suppression in 
frequency filtering applications. Correlation applications 
are more tolerant to these errors which become attenuated 
by the processing gain' (N' /2)  of the filter. 
Quiescent offset errors in both the signal and reference 
channels appear, as such, at the convolver output for suit-
ably large time-bandwidth products. Errors of this nature 
in the signal channel are automatically removed with the 
multiplication technique outlined in Section 3.4. Quiescent 
reference errors z.r produce a net output error ir where 
the bar denotes an average value. Clearly, such errors may 
be reduced or eliminated where either sequence can be 
chosen to have zero mean value. 
The signal distortion term imposed by the finite output 
admittance of the multiplier driving stages unfortunately 
precludes a general linear analysis of the resultant error. 
The effect of this distortion may. however, be demonstrated 
in frequency filtering applications where a pure sinusoid is 
applied at the input. Then, from eqn. 7, we may expect 
at the output d.c. (zero Hz) and second harmonic distortion 
components of magnitude 4m  H(0)/g0 and 1m 
H(2w)Cg0 respectively. In correlator applications addit-
ional correlation peaks are to be expected whenever a  
match is detected between the generated harmonic signal 
component and the reference waveform. 
The refreshing and subsequent decay of reference values 
results in a modulation of the output waveform. As this 
process is not generally synchronised with the incoming 
data sequences it appears as a form of noise at the output. 
Naturally, the magnitude of this noise is directly related to 
the decay rate and update frequency of the reference 
samples; these factors determine the maximum number of 
reference points which may be updated sequentially. There-
after reference refreshing must take place in parallel blocks. 
Although several potential error sources have been identi-
fied here it is clear that not all of them will be applicable 
to any one application of the device. In general, frequency 
filtering applications requiring large stop-band attenuations 
are more sensitive to these errors. Matched filtering (cor -
relation) applications, however, are considerably more 
tolerant to random errors which become attenuated by the 
'processing gain' of the filter; generally, the only significant 
errors are those which correlate with either the signal or 
reference sequences. 
of N selector 
reference 
input 
Fig. 8 Block diagram of a programmable transversal filter 
4 	Implementation 
The parallel system circuit principles outlined in this paper 
have been applied to the design of a monolithic programm-
able transversal filter for use in a variety of sigr,al processing 
systems. A block diagram of the device structure is shown 
in Fig. 8, which may be compared directly with the system 
diagram of Fig. lb. The tapped c.c.d. delay line feeds one 
port of a register of m.o.s.t. multiplier elements. The re-
ference port is similarly driven from the static register, the 
elements of which are updated individually from a multi-
plexed analogue reference input busbar. Provision is made 
for the reference values to be feedback linearised at the 
multiplier ports via a similarly multiplexed feedback busbar. 
The feasibility of this filter structure has previously 
been verified by construction of 32-point, hybrid corre-
lator' 5 using a discrete c.c.d. tapped delay line and mono-
lithic m.o.s.t. multipliers. The design of a completely 
monolithic 64-point, programmable transversal filter, 
shown in Fig. 9 has been completed. Initial results con firm 
operation of the device as a fully programmable transversal 
filter over sampling frequencies in the range 500 Hz to 
100kHz. Fig. 10 demonstrates the autocorrelation of a 
chirp waveform using the filter. The output waveform 
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agrees well with the predicted sinc x response, verifying the 
accuracy of the multipliers, and demonstrates a dynamic 
range of 50 dB. The upper trace shows the output from the 
last c.c.d. stage which appears very suitable for cascading 
second and subsequent devices in 64-point blocks. The 
complete integrated circuit measures 45 mm x 3'3 mm, 
demonstrating the high packing density achievable with this 
design technique. 
An updated design is planned on a two-level, polysilicon 
process with a potentially higher packing density which is 
expected to yield a 128-point correlator on a chip less than 
5 mm square. These devices are cascadable, and as such a 
single-board correlator of up to 1000 points may be en-
visaged. However, before definitive predictions of rilter 
performance can be made, considerable research and 
characterisation work must be undertaken, based on the 
prototype results. 
Fig. 9 	itluiiolit/uc 84.poini 	a/2J/ouc-aiIa1Og1e prosiG1FJI1WL)le 
trans:crcal (ircr, 
Fig. 10 	3/arc/red ]iItr'rin 	! chirp wale form using the 64-point 
filter of fig. 9 
a 64th tap output 
b reference waveform 
c filter output 
Conclusions 
It is clear from the ever advancing progress of integrated 
circuit development that developments in the hardware im-
plementation of systems will lead to more compact and 
effective realisations. In this paper, convolver modules have 
been developed which exploit the potential of custom 
c.c.d./m.o.s. technology in analogue form. Although 
developments according to this approach look of great 
potential presently, undoubtedly the availability of 
compact, high performance digital multiplier hardware 
would seriously affect the viability of the analogue 
approach. However, where space and weight is at a 
premium, the realisation of a convolver with modest 
performance may still be a useful proposition. Clearly, the 
future of the analogue approach is dependent upon the 
market requirements and the interest shown in compact 
processors. 
This study has indicated that analogue device design has 
many possibilities when directed to process time-sampled 
data. It has further shown that an analysis of the errors in 
such a system is imperative before the operation of an 
analogue convolver can be properly assessed. Such work 
needs to be extended in the light of other prototype 
measurements before the full hmitations of the approach 
can be determined. 
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MONOLITHIC, PROGRAMMABLE ANALOGUE 
C.C.D. TRANSVERSAL FILTER 
miles log terms ('hargceoupkd-devlee circuits, ('orrelators, 
I-liters 
A 64-point monolithic, fully programmable analogue c.cd. 
transversal filter has been produced. The design principles and 
limitationt of this approach are discussed, and results are 
presented for the liltcr acting as a chirp-waveform correlator 
and for other filtering functions. 
Introduction and description: The role of charge-coupled 
devices as tapped analogue delay lines for fixed-impulse-
response transversal filters is well established. However, 
realisations of variable-response filters—or programmable 
forms—are still in early development, owing to the complexity 
of the peripheral circuitry necessary to perform the variable 
weighting of signal samples. Digital weighting coefficients 
have been realised and reported.' However, they occupy 
significantly large areas for anything other than a binary 
reference. Analogue weighting coefficients are more desirable 
for general signal processing and potentially offer optimum 
packing density for minimum package counts. Realisation of 
analogue weighting implies 4-quadrant multiplication, in 
addition to an analogue reference store, 2 and, until now, the 
difficulties of realising these functions have limited the 
development of prototype, monolithic devices. 6 
This letter reports initial results for an operating c.c.d/ 
m.o.s.t., analogue, programmable transversal filter in inte-
grated circuit form. The principles of this approach have been 
reported previously in hybrid form. 3 A block diagram 
summarising the main features of monolithic circuit is given in 
Fig. I. A 128-stage, dynamic 3-phase c.c.d. signal register is 
used, which is tapped at alternate stages to provide 64 filter 
points. A floating-gate reset (f.g.r.) technique 4 is used for 
implementing the multitapped signal delay line. Provision is 
made for feedback linearisation 5 of the c.c.d. transfer function 
by using an offchip operational amplifier. 
clocks 
I c.c d sqxil register I 
,, 	V 
I address decoder 	I 
Qddress 	gjJ 
Fig. 1 Block diagram of programmable transversal filter 
The reference weights are supplied in parallel form from a 
static onchip analogue memory, realised by using a register of 
rn.o.s. capacitors and buffer amplifiers. The reference memory 
may be updated serially (or in any desired order) via a digitally 
multiplexed analogue input line; again, provision is made 
for linearisation. Onchip logic decodes an external address 
busbar to enable the required reference sample to be refreshed. 
upres 
i'. • ,,•.' erence adcress 	- 
• 	ri 	n ii r 	0 
Fig. 2 Monolithic 64-point programmable transversal filter 
The reference and signal samples are multiplied by using a 
single m.o.s. transistor at each point, which operates in the 
linear transconductancc region. True 4-quadtant analogue 
multiplication is obtained by using a novel tlmc-multiplcxuig 
technique which gives Improved accuracy and dynamic range 
over conventional matched-transistor rcalisations. 
A photograph of the completed chip is given in Fig. 2, 
which shows that an extremely efficient use of silicon area 
can be achieved with this approach; the 64-point filter 
occupies an area of 4-7 X 3'2 mm. 
Multiplication: Accurate 4-quadrant multiplication is attained 
at each filter point by using single m.o.s. transistors, according 
to the following theory. For an m.o.s. transistor operating in 
the presaturation region, we may write 
'DS =I3,,[(VG5 —  Vr)VDS —  V7J21 	 (1) 
where f3,, is a process-dependent constant and the other 
symbols have their usual meanings. For a given (constant) 
drain-source voltage VDS,  any change in gate voltage VGS 
stimulates a change in drain current: 
fDSInVy'x 	 (2) 
where V1 = V0, and V = VGS, for all sign combinations. 
Four-quadrant multiplication is thus obtained at each 
filter point by applying the reference voltage at the transistor 
drain, with respect to a constant-voltage source, and by 
applying the signal voltage as a change in potential at the 
transistor gate, with respect to some quiescent 'zero' value. 
All currents are summed on a single common-source busbar, 
which is held at the required constant potential by the output 
summing amplifier (offchip). A true output level is obtained 
by time multiplexing the multiplier transistors to receive 
alternately 'zero' and 'signal-plus-zero' gate voltages, and by 
programming a current source at the output to detect and 
subtract the unwanted current component h during the zero 
phase. During the subsequent signal-plus-zero phase the 
resultant output is simply the sum of products term required. 
The time-multiplexed zero arrangement is conveniently 
realised by exploiting the alternately-tapped c.c.d. register 
via the application of alternate zeros at its input. The parallel 
tap outputs then alternate between zero and signal plus zero, 
so that the filter output is constantly corrected at half the 
c.c.d. clock frequency. 
This time-multiplexed multiplication scheme offers three 
practical advantages over conventional matched-transistor-pair 
techniques: Z 6 
Circuit layout is reduced and simplified. 
The need for matched transistors is removed, resulting in 
greater multiplication accuracy. Also, all quiescent offset 
errors in the signal channel are cancelled. 
The facility for leaking off the unwanted current com-
ponent, before the summing amplifier, allows use of the full 
dynamic range of this element. 
Results: Initial results confirm operation of the device as a 
fully programmable transversal filter over sampling frequencies 
in the range 500 Hz-100 kHz or greater. Fig. 3 demonstrates 
the filter used for the autocorrelation of a chirp waveform. 
The output waveform agrees well with that predicted mathe-
matically, verifying the accuracy of the new multiplication 
technique. The upper trace shows the output from the last 
(128th) c.c.d. stage, which appears very suitable for cascading 
second and subsequent devices in 64-point blocks. 
The volatility of onchip analogue memory implies that the 
reference samples require refreshing periodically. This was 
performed continuously in the example, in synchronisation 
with the c.c.d. clock (although convenient, this is not a 
necessary restriction). In subsequent experiments, correlation 
peaks have been maintained in uncorrupted form for reference 
decay times in excess of 5 s. Initial measurements suggest a 
dynamic range of 60 dB at the output for the correlation of 
two square waves (maximum theoretical output). For 
sinusoids this value is reduced by 6dB, owing to the lower 
r.m.s. value of these waveforms. The accuracy and dynamic 
range of the device are such that a subjectively useful impulse 
response is obtained by launching an impulse down the c.cd. 
register; the output is then a serial read-out of the contents of 
the reference register. 
The device is not restricted to correlator or matched-filter 
applications. References may be programmed to realise 
frequency-filtering functions by simply applying the inverse 
Fourier transform of the desired frequency characteristic as 
the reference sequence, i.e. impulse response. Operation 
of the device in this mode has been confirmed by program-
ming a basic sine X reference function to realise a lowpass- 
Fig. 3 Matched filtering of chirp waveform 
Chirp 0-f518 hcrtz;f5 = 40 kllz 
(a) 64th-tap cc.d output, (b) Reference waveform, 
(c) Corrclator output 
filter characteristic. These applications are known to be more 
sensitive to multiplier accuracy and are a good indication of 
the quality of the device. 
A full characterisation programme is under way to deter-
mine the operational limits of the device; results will be 
reported later. 
Conclusions: The fully programmable analogue transversal 
filter is a promising realisation of a powerful general-purpose 
signal-processing element. A monolithic 64-point prototype 
device using a novel multiplication technique has been 
produced. Initial results confirm operation of the device in 
both frequency- and matched-filtering configurations over a 
range of frequencies suitable for sonar and other submegahertz 
applications. Other potential applications include spectrum 
analysis using the chirp-Z or prime-transform techniques.' 
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NOVEL M.O.S. DIFFERENTIAL AMPLIFIER 
FOR SAMPLED-DATA APPLICATIONS 
Indexing terms: Differential amplifiers, Field-effect integrated 
Circuits, Linear integrated circuits 
A novel form of differential amplifler is reported which 
employs a simple, capacitive input differential cirCuit in place 
of the conventional differential pair and current source. The 
amplifier is especially suitable for monolithic integration in an 
m.o.s. technology, and generates a time-multiplexed, sampled-
data output signal compatible with many current signal-
processing techniques. 
Introduction: The requirement for compact, low-power 
differential amplifiers and comparators for use in m.o.s -based 
integrated circuits is well recognised. These functions are most 
often required in monolithic implementations of data con-
vertors and in the general class of signal processors realisable 
with charge-coupled and bucket-brigade devices. The aim is 
clear: to produce a stable amplifier with repeatable charac-
teristics capable of operating over bandwidths into the low 
megahertz range. The limitations, however, are formidable: 
large variations in transistor gain and threshold voltage make 
stable biasing and operation difficult to achieve in practice. 
M.O.S. operational amplifiers reported to date t3 have 
been based on conventional differential circuits requiring 
matched transistor pairs and constant-current sources; the 
ultimate performance of the amplifier depends critically on 
the quality of these components. 
The amplifier reported here is based on a new differential 
stage realisation employing a simple, capacitive potential 
divider which is combined with switching transistors to 
provide a true difference signal. The differential circuit is 
ideally suited to implementation in any mo.s. technology, is 
insensitive to bias and common-mode signals and is auto-
matically stabilised for drift-free operation. 
Principk: The new differential technique, illustrated in Fig. 1, 
is based on the capacitive potential divider. This will respond 
to a change in potential at node A with a corresponding change 
in potential at node B of 
Cl 
(I) 
Cl + C2 
regardless of the quiescent potentials already existing at these 
nodes. The operation of the circuit in a differential mode is as 
follows: 
With the clock çô 'on', node A is connected to one 
differential input V+ and simultaneously B is reset to the 
required 'zero' level VR. 
As 0 turns 'off', node B is isolated and, at this instant, the 
V value is effectively sampled and remembered; any subse-
quent change in potential with respect to this value will result 
in a related change in potential at node B, via eqn. 1. 
Node A is then connected to the V_ terminal as the com-
plementary clock m turns 'on', causing a resultant change in 
the potential at node A of V_ - V. As the potential at the 
isolated node B must track this signal, the true difference in 
potential between the input terminals has been found, whereas 
the common-mode signal is rejected during the reset phase. 
The overall cycle thus consists of a reset phase, during which a 
'zero' signal appears'at the output, followed by a signal phase, 
during which the difference in potential between the two 
input terminals appears at the output. The chopped nature of 
the output signal is not disadvantageous in any of the applica-
tions envisaged, which all operate in a sampled-data mode. 
Indeed, such operation is desirable in, for example, many 
c.c.d. and data convertor systems. In systems employing feed-
back, the closed loop is free to settle continuously during the 
second phase of the clock period, making possible a true 
sampled-data operational amplifier. 
Although the gain factor in ecjn. I must always he less than 
unity, the differential stage is readily followed by Itigli-ittipe-
dance single-input gain stages and subsequent output stages as 
required. Cascaded rn.o.s.t. inverter stages having gains of up 
to 50dB are quite feasible and have been demonstrated 
previously 2 
Drift, bias and offset: The problem of drift in the differential 
stage is completely eliminated by the reset action at the 
output node. There is also no error associated with this stage 
because both input signals are time multiplexed onto the same 
potential divider, which is inherently matched to itself. The 
following m.o.s. amplification stages will, however, suffer from 
bias and drift problems, which cause shifts in the output zero 
level and thus apparent offsets at the input. Self-tracking bias 
circuits and chopper stabilisation techniques have been 
suggested elsewhere,' 3 but a simple technique which appears 
most suitable in this case is indicated in Fig. 1, by the con-
nection shown as a broken line. 
(Vr ) 
--I I 
A 	 I 
v+ c 
T 1 H I 
ffiEl 
Fig, 1 Principle of differential amplifier 
Instead of resetting to a bias voltage VR, the inverting 
amplification stage is merely short circuited. Suitable design of 
the inverter transfer function can allow the V0 - = yIN con-
dition to reset the amplifier in the required operating range. 
Threshold voltage variations of, say, ±300 mV, will cause 
corresponding changes in the output bias point, but these 
represent referred offsets of as little as ±1 mV at the input for 
an open loop gain of 50dB. The need for a separately 
generated bias voltage is thus removed and the technique is 
again notably simple to implement. 
Speed: The bandwidth of the system is limited (by Shannon's 
sampling theorem) to one-half of the clock sampling 
frequency. The charging time at the capacitive input or the 
settling time of any feedback loop then decides the minimum 
time requirement in each clock phase. The loop settling time 
will generally be greater; closed-loop settling times of I to 2 ps 
have been reported for ni.o.s. amplifiers driving 70 pF loads. 3 
For smaller onchip loads of 10 pF or less, we may expect 
target settling times of the order of 250 ns, implying the use of 
a 2 Ml-lz biphase clock and realising a signal bandwidth of 
1 MHz. 
Experimental results.' To verify the principles outlined above a 
differential stage of the type shown in Fig. I has been con-
structed by using discrete components. Complementary clock 
waveforms of amplitude 15 V were generated to drive the stage 
at 2 MHz. Fig. 2a shows the output of the differential stage in 
response to a ramp input at one input terminal with a d.c. 
reference at the other. Fig. 2b shows the equivalent output of 
the stage with the input terminals exchanged. This double-
exposure photograph demonstrates clearly the correct opera-
tion of the stage, as well as emphasising the absence of a 
differential offset. There was no apparent change in the output 
signal for common-mode changes of up to 10 V at the input. 
Fig. 3 demonstrates the application of the device as a 
practical operational amplifier and comparator. Fig. 3b illus-
trates the response of the amplifier to a triangular waveform 
when connected as a unity-gain voltage follower. In this 
example, a single-stage mo.s. inverter having a gain of —20 
was directly connected to the output of the differential stage; 
1682/21 
Fig. 2 Ramp response of differential stage 
Input = 2 V peak to peak, f 	2 MFIZ, output = I V peak to peak, 
C l C2 
682/3I 
Fig. 3 Response to input 
(2 V peak to Peak) Ic = 2 Mhz 
Voltage-follower operational amplifier 0 9 V peak to peak) 
Comparator (5 V peak to peak) 
the short-circuit reset technique was employed. Fig. 3c 
illustrates the response of the amplifier to the same waveform 
when connected as a comparator. In this example, a further 
m.o.s. inverter stage was connected at the output to boost the 
gain and clip the response. The clock frequency was again 
2 MHz and operation of the differential stage in both opera-
tional-amplifier and comparator applications is confirmed. 
Integration: The circuits presented here may be readily fabri-
cated by using m.o.s. capacitors and transistors, so that mono-
lithic integration of the amplifier seems quite feasible. Indeed, 
a direct reatisation of the Circuit of Fig. I, including a 3-stage 
ii.o.s. amplifier and an output buffer need involve only 
II m.o.s. transistors and 2 capacitors, with no requirement 
for matched devices. The projected layout area of such a 
device is 1 -6 X l0 m 2, a corsiderable reduction over the 
size of a conventional circuit. Data convertors requiring banks 
of parallel comparators appear to be a natural application, and 
the device is also well suited to linearisation of the c.c.d. 
transfer function. 4 
Conclusions: A simple, new differential stage has been 
presented requiring few components and having good inherent 
immunity to common-mode signals and bias variations. The 
circuit is readily realisable in any m.o.s. technology and 
requires a biphase clock to provide a chopper-stabiised true 
differential output. The differential stage may be readily 
followed by conventional m.o.s. amplifiers to realise potential 
open-loop gains of about 60dB. 
A bias technique has been proposed for use with the 
amplifier which does not require the generation of external 
bias voltages, but which gives good immunity against process 
and drift variations. The projected signal bandwidth of an 
integrated amplifier requiring only 1-6 X 10 ' 7 m2 is 1 MHz, 
and operation of the circuit has been demonstrrtted at these 
frequencies by using discrete devices. 
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Miniature Programmable Transversal Filter Using 
CCD/MOS Technology 
PETER B. DENYER. JOHN MAyOR, \IE\IBEE., IFEL, AND JOHN W. ARTHUR 
Abstract—This paper describes the operational features and perfor-
mance of in integrated-circuit programmable sampled-analog data 
filter in transversai form using CCD/MOST technology. Reasons be-
hind the particular choice of filter architecture for a prototype realiza-
tion and its comparison with other reported designs in this technology 
are discussed, with particular emphasis placed on a novel MOST multi-
plier array implementauon. The performance characteristics of a pro-
totype 64-point tilter design based on this approach is detailed in the 
context of frequency- and matched-filtering, and a module of 256 
points using four cascaded filters is also described. Techniques for 
optimizing the inherent performance limits of these filter types under 
microprocessor control are suggested, via the iterative adaption of the 
filter impulse response, and results are given to show the improvement 
obtained. Finally, the potential of this miniature integrated-circuit 
filter for sonar type applications is briefly discussed. 
I. INTRODUCTION 
THE transversal filter, shown schematically in Fig. I, is a general purpose sampled-data signal-processing element useful for matched filtering operations and for realizing 
all-zero responses in the frequency domain. In operation, the 
filter is conceptually simple—input samples are successively de-
layed and multiplied by a set of weighting coefficients with all 
products summed within each time period to form the output 
samples. Mathematically, we may write 
-v 
c(n) 	J sin- n)rm . 	 1 1 1.1) 
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Fig. 1. Transversal filter. 
This is often referred to as the convolution sum because it 
represents a convolution of the input sequence with the 
weighting coefficients which form the impulse response of 
the device. 
The suitability of charge-transfer devices for general pur-
pose signal processing, using the transversal filter concept, is 
now well recognized. Such filter realizations have thusfar 
focused practically on two techniques, namely the resistively 
weighted tapped delay line [1] and the split-gate tapped de-
lay line [21. A common feature of both these systems is the 
inflexible nature of the weighting coefficient program, and, 
therefore, of the associated impulse and frequency responses. 
Thus both systems are applicable only where a fixed filter 
response is required. 
The availability of a monolithic filter with electrically pro-
grammable coefficients has two main attractions. First, the 
possibility of a compact, versatile analog filter under remote 
electrical control opens up many novel and independent ap-
plication areas. Second, when combined with a permanent 
reference memory which is user-programmable, this filter 
forms an economically veisatile alternative to split-gate 
devices for dedicated stand-alone applications. 
0018-9219/79/0100--0042500.75 © 1979 IEEE 
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Many different programmable filter architectures have been 
proposed although sufficient results with which they may be 
compared are not yet available. Generally two filter types 
may be identified—those which employ analog weighting co-
efficients and multipliers, and those which combine digital 
weighting coefficients with some form of multiplying digital-
to-analog converter (DAC) at every filter point. Even within 
these classes different realizations are possible depending upon 
the form of signal and reference storage and the manner in 
which the necessary time-shift operation is achieved. Until 
recently, however, the complexity of the integrated filter 
structure has limited practical realizations. 
Two viable approaches have been demonstrated in mono-
lithic form—one an analog coefficient filter [31 and the other 
a digital coefficient filter [4].  Other devices which incorpo-
rate a single-bit digital reference memory and multipliers have 
been reported [5], [6]. These devices may be paralleled and 
their outputs suitably weighted to achieve equivalent multibit 
references [7]. 
In this paper, we present results on the operation of an 
analog coefficient filter [81, [91, which is thought to have 
several advantages over previously reported devices for both 
matched- and frequency-filtering applications. A full treat-
ment of an equivalent filter with an integrated digital coef-
ficient memory may be found in [4]. In Section II, the 
analog coefficient device architecture is reported, and ra-
tionalized in comparison with other realizations. Previous 
experience in the development of these filters (101 has shown 
that the multiplier elements are a critical factor; Section III 
deals specifically with a novel analog multiplier arrangement 
used in this filter realization. 
II. DEVICE ARCHITECTJRE 
The chosen transversal filter architecture shown in Fig. 2 is 
both simple and compact, involving the minimum of signal 
manipulation and integrated silicon area. It is a direct realiza-
tion of the block diagram of Fig. I , and has been implemented 
using linear CTD and MOS component technology. 
The signal register is formed from a tapped analog CCD-
delay line [111 which simultaneously realizes the signal stor-
age and time-shift operations required in the convolution sum 
(I.!). CTD realization of this element is optimum for these 
applications in that the analog time-delay and shift processes 
are achieved naturally, with the most economical use of silicon 
area. We have employed a single three-phase CCD register 
with delay outputs (taps) implemented using the floating-gate 
reset (FGR) sensing technique [91. 
Because the CCD signal register provides the necessary time-
shift process, a stationary' analog reference register is suf -
ficient, supplying the weighting values to the multipliers in 
parallel form. An electrically simple and physically compact 
realization of this element uses discrete MOS capacitors for 
analog voltage memory. These feed the multiplier reference 
terminals via buffer amplifiers, and reference values are up-
dated individually via a single digitally multiplexed analog 
input bus. Note that feed back-li nearization of the reference 
channel, along a similarly multiplexed feedback bus, is also 
feasible. 
This static analog reference memory implies a simpler chip 
structure than filters which employ both dynamic signal and 
reference registers. Note that it is possible to exchange the 
Spatially stationary" relative to the signal information. 






Fig. 3. Circuit diagram of one filter cell. 
- 
signal and reference register functions (such that the signal is 
loaded into the static register and the reference coefficients are 
time shifted and recirculated) without changing its function. 
Unfortunately, analog coefficient storage is by nature dy -
namic and thus may require some form of dedicated, external 
memory for refresh purposes, as shown in Fig. 2. Despite this 
two-level memory requirement, the arrangement is still opti-
mally compact for filters of more than (appro,umately) 32 
points because of the relative simplicity of the analog multi-
pliers compared with the multiplying DAC structures implied 
with a single digital-reference memory architecture. 
For general purpose signal processing, accurate multiplia-
tion of the signal and reference (weighting coefficient) samples 
is required at each filter point. Now it is well known that 
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Fig. 4. Photomicrograph of prototype monolithic Filter containing 
64 points. Size is 164 X 136 mils. 
MOS transistors, operating in the "triode" (presaturation of 
drain current) region, potentially offer a compact multiplying 
element. Realizations have suffered, however, from poor ac-
curacy and dynamic range in addition to long-term stability 
and drift problems. For this reason, a multiplication arrange-
ment has been developed around a single MOS transistor 
which gives much improved performance over contemporary 
realizations. In Section III, the operation and performance 
of this element are described in more detail. 
In Fig. 3, the circuit schematic of one cell of this filter 
architecture is shown. The simplicity of the structure and the 
minimal number of components involved are of particular 
note. Using this arrangement we have realized a 64-point 
programmable transversal filter [7] with 56-.sm cell pitch, 
fabricated in a metal-gate process [12], having a chip size of 
184 mils X 136 mils. Power dissipation in the sense and buf-
fer amplifiers, and in the address logic, is set at 300 mW (that 
is a value of approximately 5 mW per filter point). A photo-
graph of the prototype chip is shown in Fig. 4. 
III. MULTII'LICATION 
This multiplication technique exploits the essentially linear 
transconductance property of the MOS transistor operating 
in the presaturation, or "triode" region. In this mode any 
change in gate-source voltage, AVG S , stimulates a change in 
drain current which is proportionaLto both AVGS and to the 
existing drain-source voltage VDS. Formally, for the MOS 
transistor operating in the presaturation region, we may write 
(to a first approximation) 
'DS M [(VGS - VT) VDS 
- V 2
] 
where 0,W is a process dependent gain constant and the ether 
symbols have their usual meaning. 
For a constant drain-source voltage V 0 , any change in gate 
voltage 41VGS stimulates a change in drain current given by 
'DS = LIMVDSV GS 	 (111.2) 
for all sign combinations of VDS and A VGS. 2 
This change in drain current appears on a quiescent current 
given by 
0 = Om (EVGS. - VT] VDS - 	s)  
where Vcs is the gate voltage corresponding to "zero" sig-
nal. All terms on the right-hand side of (111.3) are constant 
for a given reference coefficient, thus 10 remains constant. 
In relation to the filter circuit, we may multiply the signal 
and reference samples at each filter point using the MOS tran-
sistor as follows. The reference sample which remains con-
stant is applied to the transistor drain, while the source is held 
at a quiescent level equivalent to the reference-zero r0 . The 
signal sample is applied to the transistor gate, and this change 
in gate voltage stimulates the required change in drain current 
from (111.2). Currents from all the multiplier transistors may 
be summed on a common source busbar (shown in Fig. 5) 
which is held at the required reference potential by the out-
put summing amplifier (off- chip). 
The unwanted quiescent Output component I, may be can-
celed by alternatively switching zero-samples VGS onto all 
If the drain and source potentials remain constant so does the thresh-
old voltage; thus (111.2) remains true for more complex drain current 
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of the multiplier gates. 1 0  can then be detected and cancelled 
at the output. As true signal samples are subsequently switJsed 
onto the multiplier gates via the CCD taps, the resultant out-
put corresponds to the change in dram current, which is the 
sum-of-products term required; the quiescent current level 
remains cancelled. A summing circuit which achieves this ob-
jective is shown also in Fig. 5. A feedback loop is enabled 
during the zeroing phase to bleed the quiescent current I 
from the summing bus itself, via the current bleed resistor R8. 
Signal zeroes are conveniently switched on to the multiplier 
transistor gates through the CCD-tap reset transistors. Note 
that if any of the reference coefficients are changed, the new 
quiescent current 10 is immediately detected and cancelled 
during the next switching operation, which may take place at 
the system sampling frequency. 
An advantage of this time-multiplexed multiplication scheme 
is that the desired and the unwanted output components are 
generated by the same MOS transistors, thus obviating the mis-
matching errors associated with the dual-transistor balanced 
multiplier. Also variations in the transistor-threshold voltage 
affect only 10. via (111.3), which is cancelled; thus they also 
contribute no error term. 
If the filter output is to be ac coupled, or the dc level is 
otherwise unimportant, we do not need to cancel the quies-
cent output component associated with I. The zero-switch-
ing requirement is thus removeil and operation of the device 
is simplified. A simple summing amplifier (possibly a common-
base bipolar stage) is sufficient, with no cancellation circuitry. 
For general purpose testing of the prototype device we have 
adopted the former time-multiplexed multiplication scheme. 
The multiplication of two sinusoids using this technique is 
demonstrated in Fig. 6(a). This operation is useful in charac-
terizing the performance of the multiplier in that all four 
quadrants are simultaneously exercised over the full range, 
allowing a meaningful analysis of harmonic content in the 
frequency domain. The frequency spectrum of this product 
is shown in Fig. 6(b), from which the expected sum- and 
difference-frequency components are clearly dominant. The 
additional spectral component patterns indicate two error 
terms, of the form xv' and x2y, at relative amplitudes of 
about 2 percent with respect to the desired .ty product. The 
significance of these error terms reduces proportionately with 
applied signal magnitude. 
We believe that these errors are caused by a limited depen-
dence of the gain of the multiplier transistor upon the surface 
field in the channel, which is directly affected by the applied 
gate voltage. As such the inherent multiplier distortion de-
pends in a complex way upon the operating conditions of the 
device although the effect is minimized for gate drives well 
into the trjode region. For example, doubling the quiescent 
Fig. o. Multiplication of two sinusoids using the time.multiplexed four-
quadrant transconductance technique. (a) Time Jomain. f, 3 kHz 
(IN P-P(. VGS., - T4",'y= 300 Hz (i.V pp). 1-',. = 4 V. 
(b) Frequency Jimain, 10 JBcm i kHzfcm. Noie dominant sum 
an; ;fferenc2!ra; Cut' 11 ner; N 
-. 	 - 	 ..,
1amm;ig ;ve;hted low.pJss Fig 
td;er 
gate-drive voltage reduces the distortion components in Fig. 
6 to 1 percent. 
IV. PERFORMANCE 
We now examine the potential of this filter realization by 
presenting practical results obtained using the monolithic 
64-point device and deriving some important performance 
parameters from them. 
A. Dynamic Range 
A stringent initial test of device accuracy and dynamic 
range is to examine the impulse response, a typical example 
of which is shown in Fig. 7. Here the reference coefficients 
represent a Hamming-weighted sinc x function used to realize 
a low-pass filter response. The impulse test is a good indica-
tion of performance because only one filter point is jctive 
it any time, while all filter points continue to contribute 
noise. The measured dynamic range of the impulse response 
for the 64-point filter is 34 dB. Clearly though, this parameter 
So 
	 PROCEEDINGS OF THE IEEE. VOL. ol. NO. I, JANUARY 199 
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Fig. S. Filter trequency responses with impulse response as I- ig. 
10 JB/em: 1 kHz/cm. (a) Directly applied reference (with lineariza-
tion). (b) After-manual correction of impulse response via rcference 
coefficients (see Section V). 
is a direct function of the number of filter points used, as each 
additional point contributes noise. A more useful basis of 
comparison between different filters is to refer the dynamic 
range to a filter containing a single point; thus the dynamic 
range per filter point D fp is given by 
Df p Dir  + 10 log 10 N 	 (lvi) 
where Di r  is the measured dynamic range of the impulse re-
sponse and N is the total number of filter points. 
For this device then 
Df, = 52 dB. 
We may use these parameters to predict the dynamic range 
of the device in any application by calculating the peak-
attainable output signal and referring this to the known noise 
level. Now, the maximum possible dynamic range corresponds 
to the matched filtering of clipped sequences (eg., square 
waves) whence the peak output dynamic range D 0 is given by 
D op = D1 p + 10 log10 N. 	 (IV.2) 
for the 64-point filter reported here; 
= 70 dB 
which has been verified by measurement. 
It appears from (IV.2) that the peak filter dynamic range 
may be increased indefinitely by increasing N. This is not 
the case in practice of course, as ultimate limits are imposed 
by the summing amplifier. For example, the summing con-
figuration of Fig. 5 imposes a practical achievable output 
dynamic range of 80 dB. 
Where the reference coefficients are not fully clipped (such 
as is shown in Fig. ), then the peak output signal and thus 





Hz. Trace (a) aignal cascaJe output from 54th tap. (b) Refer 
ence waveform. (c) Filter output showing correlation peak. 
reference power. Clearly care must be taken in implementing 
impulse responses having little average power. 
Accuracy 
The equivalent accuracy of the reference coefficients and 
multiplier elements may be readily estimated from the stop-
band performance of the low-pass filter realization. 
It is possible to design ideal low-pass transversal filters 
having defined stopband characteristics using, for example, 
windowing techniques or "optimal" filter design programs 
[11 J. Normally, the maximum stopband attenuation that 
an be achieved in an ideal filter increases with the number 
of stages used. However, if tap weight inaccuracies are pres-
ent, an average normalized output error E results which also 





where TOL is the tolerance on the maximum tap weight. 
This average, or expected output error will mask the ideal 
attenuation in the stopbands and, in practice, will impose a 
limit on realizable stopband levels. Greater attenuation can 
then only be achieved by cascading filter sections [141. 
The effective tap weight tolerance may thus be estimated 
by measuring the performance of a low-pass filter realization 
having a large stopband attenuation. The frequency response 
of such a realization, using the prototype 64-point device, is 
shown in Fig. 8(a); the theoretical stopband level is approxi-
mately -50 dB. From this figure the average stopband attenu-
ation achieved is about 34 dB and has a minimum value of 
26 dB. From (IV.3) we calculate the effective tap weight 
tolerance to be 2 percent and attribute this to individual 
multiplier gain errors caused by oxide thickness vanation and 
to random offset errors in the reference coefficient buffers, 
caused by threshold variation. The frequency response of 
rig. 8(b), however, demonstrates an average stopband atten-
uation of 40 dB (minimum value 34 dB) with a corresponding 
tap weight tolerance of 1 percent. This improvement was 
achieved by adjusting the reference coefficients to correct 
for these multiplier errors and is treated in more detail in 
Section V. 
Matched Filtering 
A prime application of the programmable device is as a 
matched-filter, or correlation detector. Essentially. the im-
pulse response of the filter is chosen to be the time-Inverse of 
the waveform to be detected. Suitable waveforms may be 
chosen such that the signal energy is time compressed into a 
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single output peak. Fig. 9 shows the matched-filter detection 
of a chirp waveform, generating a correlation peak of the sinc 
x form. The compression factor is directly proportional to 
the time-bandwidth product of the chirp; and, for a filter of 
N points, the maximum TB product that may be achieved is 
TB max  = 	 ( IV.4) 
These waveforms are commonly employed in sonar and 
radar equipments and are used to maximize transmitted sig-
nal energy while retaining range definition at the detector 
output. Clearly high TB figures are desirable, and may be 
achieved by cascading devices to increase the number of filter 
points. The prototype filter design is directly cascadable 
through the CCD-signal register, and Fig 10(a) shows a 256-
point programmable filter module containing four cascaded 
64-point filters. The printed-circuit board measures 6.3 X 9.2 
in and dissipates 3 W, of which 1.2 W is contributed by the 
correlator chips. 
The matched-filter detection of a chirp of TB = 128 using 
the 256-point module is demonstrated in Fig 10(b). 
Charge transfer inefficiency (CTI) ultimately Limits the num-
ber of filter points that may be cascaded with this filter con-
figuration, as the signal degenerates along the CCD register. 
However, computer simulation of this effect shows that re-
sults are quite suitable for 
TBe< 1 
where e is the CT! value per filter stage. Thus for a typical € 
per stage of 10, chirps of TB = 1000 may be processed, im-
plying a total filter length of at least 2000 points from (tV.4. 
D. Speed 
A major bandwidth restriction in this prototype circuit 
occurs in the summing amplifier arrangement shown in Fig 
5. The zeroing feedback-loop incorporates a commercial 
sample and hold unit requiring settling times up to 10 is in 
practice and limiting the system clock frequency to 100 kHz. 
The internal chip circuitry and current summing network is 
potentially much faster, however, and future systems are in-
tended to sample at 2 MHz, using an ac coupled output 
circuit. 
V. MICROPROCESSOR INTERFACE 
The programmable aspect of these analog filters make them 
naturally suitable for processor control. The microprocessor, 
in particular, is a highly compatible computing element, allow-
ing software programmability and intelligent choice of filter 
characteristics based on environmental inputs. 
Apart from these general advantages, however, the micrq-
processor may be used with great effect to improve the ac-
curacy of these filters via iterative reference adap ratio,?. Quite 
simply, the actual impulse response of the filter can be com-
pared to the desired response, and then corrected to the re-
quired degree of accuracy via control of the individual refer-
ence coefficients. Here filters employing a static reference 
are at a great advantage in that each multiplier is associated 
uniquely with one reference coefficient, and any weighting 
errors in the multiplier may be corrected by adjusting that 
coefficient. 
A block diagram of the reference adaptation loop is shown 
in Fig. II, the analog-to-digital converter (ADC) converts the 
impulse response to the required digital form; and, after taking  
a suitable number of averages, the microprocessor compares 
this with the desired value and then applies the necessary cor-
rection. The programmable filter is now updated with the 
ideal reference coefficients plus corrections via the DAC, and 
the process is iterated as required. 
More formally, let us represent multiplier errors by signal 




r-'(r+f30 +ir+13., r 2 ) 	 ( V.lb) 
We have aiready shown how multiplier errors can be identi-
fied in this way, but we may further take these polynomials 
to include all offset and harmonic errors within the signal and 
reference channels. Allowing also for gain errors Ge  between 
multipliers, we see that 
Sr(l+Ge )(S+ao +ais+.. .)(r+ao +G j r+) 
(V.2a) 
In fact the effects of offset errors in the signal channel a 0 
are static and thus automatically cancelled using the single-
transistor multiplication technique (71; so we may write 
sr(l+Ge)(1+al)(s+a25 +.)(r+O+ir+...) 
(V.2b) 
Now let the corrected reference coefficient be r and choose 
r (by iterative adaptation), such that 
(1 +a 1 )(1 +Ge )(r+ao +j31 r+ 	')=r. 	(V.3) 
All of the terms in this equation are constant and thus the cor-
rection becomes permanently valid. Thus we obtain the new 
product 
f 
SrrIS+ 	+• ''I. 	 (V.4) 
\ 	l+a 1 	/ 
The only remaining error is that associated with harmonic 
distortion of the signal; the weighting factor has been made 
ideal 3 . 
Naturally the impulse response is in practice noisy, and a 
suitable number of responses must be averaged before apply-
ing a correction. If we assume that the noise has a normal 
distribution with standard deviation of a percent, then for 
95 percent confidence that the averaged response is within 
2 percent of the value without noise we require 
I 2a\ 2 
'cz) 	 (V.5) 
samples. For example, to improve the impulse response of 
the 64-point filter reported in Section IV to 8-bits accuracy 
(2 = 0.2 percent) with an initial dynamic range of 34 dB 
(a = 2 percent) requires an average to be taken of 400 re-
sponses, requiring approximately 250 ms at lOO-kHz sample 
rate. The number of iterations required depends upon the 
•form of error to be corrected, but 4 iterations appear sig-
nificant in simulations involving gain errors up to 10 percent 
3 This process was implemented manually to jehieve the result of 
Fig. 8(b) by correcting the reference coefficients until the impulse re-
sponse became (visually) "ideal.' 
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Fig. 10. 256-poini nrogrammaole module. (a) Printed circuit hoard 
containing four cascaded 64.puint filters and all drive electronics. 
(b) Matched chirp detection. Chirp from 0 Hz to f/2 Hz TB = 128. 
Note sharp peak of maximum compression. 
and second harmomc distortion to 3 percent. Thus using this 
system, we may expect to achieve tap weight accuracies of 
8 bits over an adaptation period of one second. 
Before leaving this topic, we identify an important alterna-
tive application area. Having adapted the filter response as re-
quired, the contents of the digtal reference and correction  
memories may be combined and transferred to PROM. The 
reference channel of the filter may then be driven directly 
from the PROM plus DAC to form a stand-alone accurately 
weighted transversal filter, equivalent in many aspects to a 
split-gate device. Clearly the processor and adaptive loop 
form a single laboratory facility for servicing programmable- 
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Fig. 11. Block diagram of microprocessor interface for iterative refer- 
ence adaptation. 
TABLE I 
PERFORMANCE SL'MMARY OF CCD MOS MONOLITHIC TRANSVERSAL 
FILTER 
Parameter Prototype Result Future Devices 
Filter points per chip 64 32/64 (frequency filter) 
256 (matched filter) 
Total potential cascadable 
points (matched filtering) 1000 2000 
Power consumption 300 mW/chip 1 mW/point 
(5 mW/potnt) 
Dynamic range per 
filter point Dfp 52 dB up to 60 dB 
Weighting accuracy 2 percent 2 percent 
with reference adaptation better than 1 percent better than 1 percent 
Harmonic (sLgnai) distortion -34 dB -40 dB 
Storage time (reference) 4 s up to 10 
(dependent on process) 
Signalbandwidth 50kHz >1MHZ 
Chip area 184 x 136 mils 
(2.2 x 120 mils/point) 1.1 N 120 mils/point 
49 
filter-plus-PROM modules, which might take circuit board, 
hybrid, or fully integrated form. No additional processing is 
required, and turn-around can be fast and economical for 
users requiring a dedicated filter response to a specified 
weighting accuracy. 
VI. CONCLUSION 
We have shown in this paper how innovative CCD- and MOS-
design techniques may be combined to realize an integrated 
programmable transversal filter with application in both fre-
quency- and matched-filtering areas. Many different device 
architectures are feasible and their features have been com-
pared in general terms. In particular, we note that a com-
bination of static and dynamic signal and reference registers 
are preferable in terms of circuit simplicity, and have shown 
how the static reference option allows weighting coefficient 
accuracy to be improved. Digital and analog references have 
been compared and the analog form has proven to be preferable 
for matched filters requiring many stages, due to the improve-
ment in packing density it offers. 
These filter forms offer powerful sign al-processin g capability, 
and their programmable aspect allows fle,uble and fast control 
of the filter function, either remotely or internally, via a sys-
tem-based microprocessor. The number of filter stages to be 
included on one chip must be a decision based upon the even- 
tual application. For frequency filtering, relatively few filter 
points are required and must, in any case, be minimized to 
avoid dynamic range restrictions. Possibly a 32- or 64-stage 
cascadable block is optimum. For matched-filter applica-
tions, however, many filter points may be necessary, and it 
becomes desirable to realize as many points on one chip as 
possible. It is intended that the high-packing-density struc-
ture reported here may be used to realize a cascadable 256-
point chip for high time-bandwidth applications. 
Clearly these filter structures are thusfar only prototypes, 
but the 64-point device reported here and its contemporaries 
are proving that good-performance parameters may be achieved 
in miniature form and that, with careful design, production 
devices must now be feasible. 
In conclusion, we present in Table I performance param-
eters derived from characterizational measurements on the 
prototype device. In the second column of this table we 
give target specifications for future device design, involving 
circuit and process improvements to reduce power dissipa-
tion and chip area and to improve dynamic range. 
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SUMMARY 
This paper describes the operational features and 
performance of a fully-integrated programmable 
transversal filterS (p.t.f.), using c.c.d./m.o.s.t. technology. 
The choice of filter architecture for a prototype realization 
is discussed with particular reference to a novel multiplier 
array implementation using a single, time-multiplexed 
m.o.s. transistor. The performance characteristics of a 
prototype, 64-point filter design based on this approach 
are detailed with reference to frequency- and matched-
filtering. Techniques for optimizing the performance of this 
analogue filter structure under microprocessor control are 
suggested, through the iterative adaption of the filter 
impulse response, and equivalent results are given to 
show the improvement gained. An alternative technique 
for improving the filter characteristics which enables it to 
optimize the processing of signals under certain- 
conditions has also been demonstrated. This adaptive filter 
configuration is based on the linear Widrow least-mean-
square (W.l.m.$) algorithm, and has been realized using 
the p.t.f. with minimal additional circuitry, without the 
requirement for amicroprocessor. 
A general signal-processing module of 256-points using 
four cascaded filters is described; and results are 
presented when it is used in a sonar, matched-filtering 
experiment. Also a 64-point adaptive filter based r6n a 
prototype p.t.f. is described and its application to inverse 
'filtering and self-tuning filtering is demonstrated. 
Finally, the potential of this miniature integrated filter 
for sonar-type applications is reviewed against new 
developments. In particular, a 256-point monolithic p.t.f. 
currently in development, and the concept of a 
dedicated adaptive filter in single chip form. 
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1 Introduction 
The development of charge-coupled devices 1 in complex 
configurations has permitted many electronic systems to 
be produced in compact, low-power forms particularly 
for mobile equipments. These performance attributes can 
be achieved over conventional digital hardware solutions 
when the c.c.d. is operated as a sampled-data, analogue 
signal processor. However, when the c.c.d. is used as 
an analogue device it has to be associated with other 
peripheral circuits such as sample-and-holds, buffers, etc. 
If the complete processor is to be realized in monolithic 
form then it is necessary to realize all of the circuitry in a 
common l.s.i. technology: fortunately combined 
c.c.d./m.o.s.t. integrated circuit processes permit circuit 
design in analogue and digital forms. Many 
developments have been reported2' 3  in linear m.o.s 
peripheral circuitry specifically for integration with 
c.c.d.s. 
The suitability of c.c.d.s for compact signal processing 
based on the transversal filter concept is now established. 
Such filter realizations have usually been based on either 
resistively-weighted tapped delay lines 4 or using split-
gate delay lines. 5 With both of these approaches the 
transversal filter impulse and frequency responses are 
fixed, owing to the inflexible nature of the weighting 
coefficient programme. 
The concept of a transversal filter with electronically 
variable or 'programmable' impulse responses, however, 
has two main attractions: 6 Firstly, a flexible filter 
structure results which may be controlled remotely; 
when associated with a microprocessor the 
programmable transversal filter (p.t.f.) may be 
considered as a powerful peripheral function which can 
perform signal computation in hardware form at high 
speed due to its parallel nature. Secondly, when 
combined with a permanent reference memory (r.o.m.) 
which is user programmable this filtering sub-system 
forms an economical, versatile alternative to split-gate 
devices for dedicated, stand-alone applications, 
especially when a small number of different filters are 
required. This enables, for example, a filter manufacturer 
to realize a wide repertoire of filtering functions to 
individual customer specifications at final test, from a 
stock of p.t.f. devices. 
Many different programmable filter architectures have 
been proposed although insufficient results are yet 
available for direct performance comparison. Generally 
two filter types may be identified; those which employ 
analogue weighting coefficients and' multipliers, and 
those which combine digital weighting coefficients with 
some form of multiplying, digital/analogue converter at 
every filter point. Even within these classes different 
realizations are possible depending upon the form of 
signal and reference storage and the manner in which the 
necessary time shift operation is achieved. Practical 
attempts at realizing programmable filters—certainly in 
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digital foi'm—have generally resulted in large, high-
power; low-bandwidth processors with their 
performance usually restricted by the speed and power of 
the multipliers. Until recently, however, the complexity 
of integrated filter structures has limited practical 
realizations, essentially because of the problem of 
miniaturizing the multipliers. Currently, several viable 
approaches have been demonstrated in monolithic form; 
an analogue coefficient filter 7 and a digital coefficient 
filter8 have been reported. Other devices have been 
described9' 10  which incorporate a single-bit, digital 
reference memory and multipliers. These devices may be 
paralleled and their outputs suitably weighted, to 
achieve equivalent multi-bit references.' 1 
In this paper we present the latest results and 
applications potential of an analogue coefficient 64-point 
12, 13 It has performance parameters that make it 
particularly suitable for sonar, instrumentation, 
biomedical and communications applications. When 
cascaded or multiplexed the performance of the basic 
filter may be extended, and it may be remotely controlled 
from a digital source.1 We will present here results for the 
p.t.f. when used for matched- and frequency-filtering, 
and also demonstrate a prototype adaptive filter 
configured with a p.t.f. and additional circuits. 
Consideration is given to a single chip adaptive filter 
which has potential application in several signal 
processing situations. Finally, the future of this an1ogue 
p.t.f. approach is discussed with reference to a 256-point 
filter currently in development. 
4 	2 P.T.F. Design 
2.1 P.T.F. Architecture 
The transversal filtering function may be realized in 
serial or parallel forms and operate on analogue or 
digital signals. In previous discussion 14 we have shown 
the advantages of a parallel configuration filter operating 
on all-analogue signals. 
Specifically, the transversal filter, shown schematically 
in Fig. 1, is a general-purpose sampled-data, signal 
processing element useful for matched filtering 
operations and for realizing all-zero responses in the 
frequency domain. In operation, the filter is conceptually 
simple; input samples are successively delayed and 
multiplied by a set of weighting coefficients with all 
products summed within each time period - to form the 




s(n — rn)r 
m=1
m 	 (1) 
where s is the serial signal sequence and r is the filter 
impulse response sequence of N elements. This is often 
referred to as the convolution sum because it represents a 
convolution of the input sequence with the weighting 
coefficients which form the impulse response of the 
device. The chosen transversal filter architecture shown 
s(n) Ts1n-1) S((n' 
Fig. 1. A transversal filter. 
in Fig. 2 is both simple and compact, involving the 
minimum of signal manipulation and requiring a 
minimum of silicon area in integrated circuit form. It is a 
direct realization of the block diagram of Fig. 1, and has 
been implemented in this work using linear c.c.d. and 
m.o.s. component technology. 
In our design we have formed the signal register from a 
tapped, analogue, c.c.d. delay line 15 which 
simultaneously realizes the signal (eqn. (1)) storage and 
time-shift operations required in the convolution sum. 
C.c.d. realization of this element is optimum for these 
applications in that the analogue time-delay and shift 
processes are achieved inherently with the most 
economical use of silicon area. In a prototype design, we 
have employed a single, three-phase c.c.d. register with 
delay outputs (taps) implemented using the floating-gate, 
reset sensing technique.' 3 
Because the c.c.d. signal register provides the 
necessary time-shift process, a stationaryt analogue 
reference register is sufficient, supplying the weighting 
values to the multipliers in parallel form. An electrically 
simple and physically compact realization of this element 
uses discrete m.o.s. capacitors for analogue voltage 
memory. These feed the multiplier reference terminals, 
via buffer amplifiers, and reference values are updated 
individually via a single, digitally-multiplexed, analogue 
input bus. 
Unfortunately, analogue coefficient storage is by 
nature volatile and thus may require some form of 
dedicated, external memory for refresh purposes, as 
shown in Fig. 2. Despite this digital memory 
requirement, the arrangement is still optimally compact 
for filters of more than (approximately) 32 points, 
because ' of the relative simplicity of the analOgue 
multipliers compared with the multiplying d.a.c. 
structures implied with a single, digital reference memory 
architecture. 
2.2 Multipliers 
The disadvantage of parallel realizations of transversal 
filter over serial designs is that N multipliers are required 
for an N-point filter, whereas serial configurations 
employ only one. When the objective is a fully integrated 
p.t.f. then the requirement for many integrated 
multipliers, one at each filter point, is in itself a 
formidable problem.' 6 The pro.totype p.t.f. described in 
t Spatially 'stationary' relative to the signal information. 
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Fig. 2. The programmable transversal filter 
this paper relies on a novel analogue multiplier 
arrangement' 12  that has been developed in this work to 
provide accurate multiplication of the signal and 
reference (weighting coefficient) samples. 
An economical multiplication technique based upon 
the essentially linear transconductance of an m.o.s. 
transistor operating in the 'triode' (pre-saturation of 
drain current) region is adopted here. A first-order 
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where fl m is a process dependent gain constant and the 
other symbols have their usual meaning. Note that this 
expression does contain a potential linear multiplication 
term VGsVDS  but this must be isolated from the other 
undesirable terms. 
For a constant drain-source voltage, 	any change 
in gate voltage, AL', stimulates a change in drain 
current given by: 
DSflM1'DS'G5 	 (3) 
for all sign combinations of VDS  and VG5 .t Clearly this is 
the desired product term. This change in drain current 
appears on a quiescent current given by: 
Previous realizations of multiplier have been 
synthesized using two identical transistors with a 
common diffused terminal, which have suffered from 
poor accuracy and dynamic range in addition to long-
term stability and drift problems. The technique has 
relied on the two transistor gains. )9M'  being matched so 
that I may he cancelled adequately. For this reason, in 
our prototype p.t.f. a multiplication arrangement has 
been developed around a single m.o.s. transistor which 
gives much improved performance over contemporary 
realizations. In relation to the filter circuit, we may 
multiply the signal and reference samples at each filter 
point using the m.o.s. transistor as follows. The reference 
sample, which remains constant, is applied to the 
transistor drain, whilst the source is held at a quiescent 
level equivalent to the reference-zero. 1-0 . The signal 
sample is applied to the transistor gate, and stimulates 
the required change in drain current, from equation (3). 
Currents from all the multiplier transistors may be 
summed on a common source bushar . shown in Fig. 2, 
which is held at the required reference potential by the 
output summing amplifier (off-chip). 
The unwanted quiescent component, I, may be 
cancelled from the output by alternatively switching 
zero-samples (11GS)  onto all of the multiplier gates. I. 
which contains all of the unwanted terms, can then be 
detected and cancelled at the output. As signal samples 
are subsequently switched onto the multiplier gates, via 
the c.c.d. taps, the resultant output corresponds to the 
change in drain current given by equation (3), which is 
the sum-of-products term required: the quiescent current 
level, I in equation (4). remains cancelled. Provided that 
the reference voltages applied to the drains of the 
multiplying transistors remain constant during this 
switching operation, all of the unwanted linear and 
quadratic terms are exactly cancelled. 
An advantage of this time-multiplexed multiplication 
scheme is that the desired and the unwanted output 
components are generated by the same m.o.s. transistors, 
thus obviating the mis-matching errors associated with 
the dual-transistor balanced multiplier. Also variations 
in the transistor threshold affect only I via equation (4) 
which is cancelled, thus they also contribute no error 
term. 
VD2S1 	
(4) = fl [ 	50l)vs- 	 2.3 P.T.F. Implementation 
where V05 is the gate voltage corresponding to 'zero' 
signal. All terms on the right-hand side of equation (4) 
are constant for a given reference coefficient, thus I 
remains constant. The following multiplication 
techniques rely on cancelling I to leave the pure product 
term given by equation (3) as output. 
t If the drain and source potentials remain constant so does the 
threshold voltage: thus equation (3) remains true for more complex 
drain current expressions than equation (2) which involves threshold 
bias dependence. 
A 64-point, prototype p.t.f. has been designed based on 
the principles discussed in Sections 2.1 and 2.2 and is 
illustrated in Fig. 3. Each filter point required 14 m.o.s. 
transistors and 2 c.c.d. bits of storage (6 gates for a 3-
phase c.c.d. process). The m.o.s. peripheral circuitry 
required a 56 tm cell pitch when laid out in integrated 
circuit form and permitted two c.c.d. shift bits in this 
length (the tapped c.c.d. was thus 128 bits long). The 
device was fabricated in an n-channel metal-gate 
process F' having a chip size of 45 mm x 33 mm, 
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Fig. 3. The prototype 64-point p.t.f. device 
demonstrating the high packing density achievable with 
this design technique. 
The summing amplifier was not integrated with the 
p.t.f. for three main reasons; although we have had 
experience 2 in integrating m.o.s. linear circuits to meet 
this requirement. Firstly, only a simple summing 
amplifier is sufficient because the single multiplier 
most. array requires only a single summing busbar (s). 
We have used a single, off-chip bipolar transistor stage in 
our experimental work which can easily be mounted near 
to each p.t.f. on a printed-circuit board. (Previous 
realizations of multiplier incorporating two matched 
m.o.s.t.s have required cancellation circuitry to remove 
undesired d.c. offsets by using three differential amplifier 
stages.) Secondly, we had a design priority for optimizing 
the number of filter points at the expense of any strictly 
unnecessary peripheral circuitry. Thirdly, there was a 
strong requirement to reduce on-chip power dissipation 
to minimize dark current generation, which is an 
exponential function of temperature, caused by chip 
power dissipation. Power dissipation in the sense and 
buffer amplifiers, and in the address logic, was set at 
300 mW in the prototype 64-point p.t.f. (that is a value of 
approximately 5 mW per filter point). 
2.4 P.T.F. Error Analysis 
The prototype filter of Fig. 2 is a complex analogue 
structure, consequently, its error analysis is extremely 
involved. Here we will only identify the main 
imperfections in the p.t.f. and discuss their combined 
effect on the overall filtering function. In addition, in 
Section 3, where we present results for the prototype 
p.t.f., some discussion on the overall effect of device error 
will be given. However, unless precise information about 
both the signal and reference waveforms is available then 
a quantitative error analysis for a particular device is not 
feasible. 
2.4.1 Error sources 
Charge transfer inefficiency (E) in the c.c.d. register is 
known to degrade signal information at high frequencies, 
this being a cumulative effect with increasing Nr 
products. In terms of frequency filtering applications, 
however, the net effect at low frequencies is a shift in the 
transition edges between pass- and stop-bands of a factor 
(I -.), regardless of the number of filter stages.' 8 The 
effect upon p.t.f. performance is somewhat more signal 
dependent but charge-transfer inefficiency is known to 
cause a slump in the correlation peak and a 
corresponding increase in sidelobe significance. It has 
been suggested 5 that in certain correlation applications 
an NE product of 2 is tolerable. 
Random gain errors in the multiplication process are 
analogous to tap weight errors in split-gate filters and as 
such may be expected to impair stop-band suppression 
in frequency filtering applications. Correlation 
applications are more tolerant to these errors which 
become attenuated by the 'processing gain' (N) of the 
filter. The requirements placed on filter accuracy are 
dealt with in more detail in Section 2.4.2. 
Quiescent offset errors in both the signal and reference 
channels appear as such at the convolver output for 
suitably large time-bandwidth products. Taking for 
example quiescent reference errors, Ar, the net output 
error will be s . Ar, where the bar denotes an average 
value. Clearly, such errors may be reduced or eliminated 
where either sequence can be chosen to have zero mean 
value. 
The finite output admittances of the buffer stages 
which drive the multipliers result in a signal distortion 
term which unfortunately precludes a general linear 
analysis of the resultant error. However, in correlator 
applications additional correlation peaks are to be 
expected whenever a match is detected between the 
generated harmonic signal component and the reference 
waveform. 
The refreshing and subsequent decay of reference 
values results in a modulation of the output waveform. 
As this process is not generally synchronized with the 
incoming data sequences it appears as a form of noise at 
the output. Naturally, the magnitude of this noise is 
directly related to the decay rate and update frequency of 
the reference samples; these factors determine the 
maximum number of reference points which may be 
updated sequentially. Thereafter reference refreshing 
must take place in parallel blocks. In our experiments 
with the prototype filter we have found this refresh noise 
to be insignificant. 
Although several potential error sources have been 
identified here it is clear that not all of them will be 
applicable to any one application of the device. In 
general, frequency filtering applications requiring large 
stop-band attenuations are more sensitive to these 
errors. Matched filtering (correlation) applications, 
however, are considerably more tolerant to random 
errors which become attenuated by the 'processing gain' 
of the filter: generally, the only significant errors are 
those which correlate with either the signal or reference 
sequences. 
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For frequency filtering applications accuracy of tap 
weight setting is crucial. Normally, the maximum stop-
band attenuation that can be achieved in an ideal filter 
increases with the number of stages used. However, if tap 
weight inaccuracies are present, an average normalized 
output error, E, results which also increases with N and 
is given by: 
T 2 N 
	
E 2 = 1 -)2 	 (5) 
where T is the tolerance on the maximum tap weight. 
This average, or expected. output error will mask the 
ideal attenuation in the stop-bands and in practice 
imposes a limit on realizable stop-band levels: greater 
attenuation can then only be achieved by cascading 
filter sections. In Section 3.1 we will discuss the effective 
tap weight tolerance for our p.t.f. by estimating the stop-
band attenuation of a low-pass filter. 
2.4.2 Error correction 
The inherent inaccuracies in the individual multiplier 
elements can be compensated for by employing an 
external control loop. With this technique, which we 
have called iterative reference adaption, the actual 
response of the filter can be compared to its desired 
response and then corrected for using an external store. 
Programmable transversal filters employing a static 
reference are here at a great advantage in that each 
multiplier is associated uniquely with one reference 
coefficient and any weighting errors in the multiplier may 
be corrected by adjusting that coefficient. 
The means for generating and storing the error 
signature' for an individual p.t.f. can be performed in 
several ways. Basically the impulse response could be 
adj usted manually by comparing the experimentally 
observed impulse response with a theoretical value and 
then compensating the reference input to allow for errors 
in a p.t.f. In Fig. 5 we have in fact applied this procedure 
to obtain the result (5(b)). However, in practice it would 
be desirable to compensate automatically for such errors 
in the impulse response. When applied continuously, this 
would have the added advantage of tracking device 
errors with ageing and temperature variation. 
Two forms of automatic error compensation have 
been applied in our work: microprocessor control and 
Sr.oL 
)L)IPUT 






Fig. 4. A microprocessor controlled reference adaption loop 
May 1980 
(b) 
Fig. 5. (a) Frequency response of the filter when it is set up as a low- 
pass filter with no error compensation. fbI Frequency response when 
filter errors are compensated. 
adaptive control using the convergence properties of the 
least-mean-square (l.m.s.) algorithm. t9 Both techniques 
employ feedback compensation: however, the adaptive 
filter approach does not in fact require a microprocessor. 
When a microprocessor is available with the p.t.f., then 
its software programmability makes the p.t.f.-based 
system very powerful and error compensation can be 
regarded as an inherent bonus. 
A block diagram of the reference adaptation loop 
using microprocessor control is shown in Fig. 4. The 
analogue-digital converter (a.d.c.) converts the impulse 
response to the required digital form and. after taking a 
suitable number of averages, the microprocessor 
compares this with the desired value and then applies the 
necessary correction. The programmable filter is now 
updated with the ideal reference coefficients plus 
corrections, via the d.a.c.. and the process is iterated as 
required. We have calculatedñ  that to improve the 
impulse response of our 64-point p.t.f. to the equivalent 
of 8-bits digital accuracy with an initial dynamic range of 
34 dB requires an average to be taken of 400 responses. 
This requires approximately 250 ms at a 100 kHz sample 
rate. The number of iterations required depends upon 
the form of error to be corrected but four interations 
appear significant in simulations involving gain errors up 
to 10° and second harmonic distortion to Thus. 
using this system. we may expect to achieve tap weight 
accuracies of 8 bits over an adaptation period of one 
second. 
The alternative technique for improving the p.t.f. 
accuracy using the l.m.s. algorithm is discussed with 
reference to results in Section 3.3. 
2.5 P.T.F. Performance Summary 
Characterization of a general signal processing sub-
system such as a p.t.f. integrated circuit is extremely 
complex and is dependent upon an appropriate choice of 
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Table I 
Performance summary of c.c.d./m.o.s. monolithic transversal filter 
Parameter 	 Prototype result 	 Future device 
Filter points per chip 64 32164 (frequency filter) 
256 (matched filter) 
Total potential cascadable 1000 2000 
points (matched filtering) 
Power consumption 30() mW/chip I mW/point 
(5 mWpoint) 
Dynamic range 52 dB up to 60 dB 
per filter point Dip 
Weighting accuracy with 2° 11 2° 
reference adaptation better than l' better than 1",, 
Harmonic (signal) distortion —34 dB —40 dB 
Storage time (reference) 4 s up to 10 
(dependent on process) 
Signal bandwidth 50 kHz > I MHz 
Chip area 45 x 33 mm (00275 x 3 mm point) 
(0055 x 3 nimpoint) - 	- 
signal and reference test signals. In Table I we present a 
performance summary of results for the prototype 64-
point p.t.f., and results for future device design. 
The present 64-point device can process 50kHz 
signals within a total chip power dissipation of 300 mW. 
The reference signal can be loaded into the p.t.f. at this 
rate and stored dynamically for up to about 4 s (thus 
complete reference refresh must occur on this timescale). 
The equivalent weighting accuracy of the basic p.t.f. is 
2, but with reference adaption as described in Section 
2.4.2. this figure may be improved to better than 
The measured dynamic range of the impulse response 
for the 64-point filter is 34dB. Clearly though, this 
parameter is a direct function of the number of filter 
points used, as each additional point contributes noise 
(originating in the quiescent current of each multiplier 
transistor). A means of making a direct comparison 
between filters of any number of points is to refer the 
dynamic range to a filter containing a single point; thus 
the dynamic range per filter point. D1 , is given by: 
D1 = Dir + 10 log 10 N 	 (6) 
where Dir  is the measured dynamic range of the impulse 
response and N is the total number of filter points. For 
this device then. D1 = 52 dB. Over this dynamic range 
the harmonic distortion in the signal register is better 
than —34dB. 
Further, for a given signal processing application, the 
dynamic range of the filter is a function of the processing 
gain for that application. Referred to peak output 
amplitudes with an impulse response at 0 dB, the 
processing gain for unweighted sine-wave 
autocorrelation or linear f.m. matched filtering is 
20log 10 N-602dB. and the maximum gain is 
20 log 10 N dB for the autocorrelation of squarewaves. 
For linear f.m. matched filtering applications, the  
dynamic range of this device may therefore be quoted as 
64dB. 
3 P.T.F. Applications 
The applications potential of the prototype p.t.f. 
described in Section 2 is very extensive and already we 
have demonstrated a number of key filtering functions in 
compact, low-power form. The flexible nature of the 
p.t.f. makes it invaluable in many signal processing 
applications, especially for mobile equipment. We will 
discuss here three significant applications in which we 
have put it to use; although of course many others exist 
and are currently under investigation. 
Before we turn our attention to the programmable 
nature of the p.t.f. it is worth discussing its use as an 
individual, accurately weighted transversal filter, 
equivalent in many aspects to a split-gate device. 5 This 
can be achieved by associating one or more p.t.f. chips 
with the 'overhead' of a dedicated digital reference store 
(p.r.o.m.) and d.a.c. circuit. Having adapted the filter 
response as required, for example using the 
microprocessor compensation scheme of Section 2.4.2., 
the contents of the digital reference and correction 
memories may be combined and transferred to p.r.o.m. 
The reference channel of the filter may then be driven 
directly from the p.r.o.m. plus d.a.c. to form a filter 
module with one or more dedicated impulse responses 
dependent upon the size of the memory. Clearly the 
processor and adaptive loop form a single laboratory 
facility for servicing programmable-filter-pI us-p.r.o .m. 
modules. which might take circuit-board. hybrid, or fully 
integrated form. No additional processing is required 
and turn-around can be fast and economical for users 
requiring a dedicated filter response to a specified 
weighting accuracy. The overhead of the p.r.o.m. may be 
insignificant in complex signal processing situations. e.g. 
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a chirp-Z transform realization, where considerable 
memory would normally be associated with the 
transversal filters to perform the overall filtering 
function. 
3.1 Frequency Fdtering 
By adjusting the impulse response of a p.t.f. 
appropriately, a frequency filter of desired response can 
be achieved within certain accuracy limits. For example, 
it is possible to design an ideal low-pass transversal filter 
having defined stop-band characteristics using 
windowing techniques or 'optimal' filter design 
programs. 2° However, we have seen in Section 2.4.2 that 
tap weight inaccuracies in practical filters cause an 
average output error that will mask the ideal attenuation 
in the stop-bands and in practice impose a limit on 
realizable stop-band levels. Greater attenuation can then 
only be achieved by cascading filter sections. 2 ' The 
effective tap weight tolerance may thus be estimated by 
measuring the performance of a realized low-pass filter 
having a large ideal stop-band attenuation. 
The frequency response of such a realization, using the 
prototype 64-point device, is shown in Fig. 5(a) the 
theoretical stop-band level in this example is 
approximately —50 dB. From this figure the average 
stop-band attenuation achieved is about 34 dB and has a 
minimum value of 26 dB. From equation (5) we calculate 
the effective tap weight tolerance to be 2 and attribute 
this to individual multiplier gain errors caused by oxide 
thickness variation, and to random offset errors in the 
reference coefficient buffers caused by threshold  
variation. 	By 	visually 	adjusting 	the 	reference 
coefficients displayed on an oscilloscope—to correct 
for these multiplier errors, as suggested in Section 2.4.2, 
an improvement in frequency response. given in 
Fig. 5(b), was achieved, which demonstrates an average 
stop-band attenuation of 40 dB (minimum value 34dB). 
with a corresponding tap weight tolerance of 10. 
The advantage over split-gate filters is, of course. that 
filters of an experimental nature, or for applications for 
which no hard and fast design rules exist, can be 
individually specified and produced. Once a filter design 
is established, there is no severe obstacle to reasonable 
production volumes of individually optimized filters. 
3.2 Matched Filtering 
A prime application of the programmable device is as a 
matched filter, or correlation detector. Essentially, the 
impulse response of the filter is chosen to be the time-
inverse of the waveform to be detected. Suitable 
waveforms may be chosen such that the signal energy is 
time compressed into a single output peak. Waveforms 
commonly employed in sonar and radar equipments are 
called 'chirps' (linearly modulated f.m. waveforms) and 
are used to maximize transmitted signal energy whilst 
retaining range definition at the detector output. Chirp 
waveforms generate a correlation peak of the sinc x form 
having a compression factor which is directly 
proportional to the time-bandwidth product of the chirp 
and, for a filter of N points, the maximum TB product 
that may be achieved is: 
TB ma .= 	 (7) 








Fig. 6. A 50-point correlator 	tem constructed by using four cascaded 64-point p.t.f. devices. 
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Fig. 7. The 256-point correlator system. 
Clearly high TB figures are desirable and may be 
achieved by cascading p.t.f.s to increase the number of 
filter points. 
To demonstrate the potential for the application of 
our c.c.d. p.t.f. to high time-bandwidth product. low-
power, sonar matched-filter signal processing systems, a 
printed-circuit board containing four cascaded 
correlator i.c.s and virtually all the ancillary circuitry 
required to generate a complete 256-point correlator 
sub-system, has been produced and is shown in Fig. 6. 
The system configuration is given in Fig. 7. A single 
interstage sample-hold amplifier is required to cascade 
the c.c.d. delay line stages, and the reference is cascaded 
just as easily through a common address bus and 
individual r.en. (write enable) strobes. All clocking and 
timing circuity is provided so that the correlator samples 
in synchronism with an externally applied TTL clock. 
Externally, the correlator sub-system appears as a 
simple three-port element, with signal reference as 
inputs and correlation as output. 
The complete p.t.f. sub-system is mounted on a 
double-sized Eurocard printed-circuit board and 
dissipates about 3 W, of which I 2 W is contributed by 
the p.t.f. chips. Signals from d.c. to above the audio 
range are correlated very adequately over the full 
bandwidth available at a given sampling rate, giving a 
very versatile system. In particular f.m. matched filtering 
suitable to sonar signal processing may be readily 
accomplished. This is demonstrated in Fig. 8 which 
Fig. 8. Ow put 	the 56-point 	rre!u'r 	.1cm connaured a .1 
matched hlter to a linear irequenc\ modulated InaI a ept from d.c. to 
the Nyquist frequency. 
shows the performance of such a matched filter utilizing 
a linear f.m. sweep of maximum bandwidth, i.e. d.c. to 
the Nyquist limit. Performance is very acceptable 
considering the greater size, power consumption and 
cost of comparable digital processors. 
3.2.1 Sonar app//cation 
Two of the above 256-point correlator sub-systems have 
been configured into a low-i.f., 2-channel quadrature 
sonar processing system, Fig. 9(a), and this has been 
demonstrated against a submarine target in very shallow 
water (approximately tOm depth), as illustrated in 
Fig. 9(b). The processor output shows a high resolution 
return in which the target is clearly visible against a 








Fig. 9. (a) Low-if., two-channel quadrature sonar processing system 
using two 256-point correlator systems. (b) High-resolution sonar 
return from a submarine target. 
3.3 Adapttve Filtering 
A useful device for many applications in signal 
processing would be a filter needing the minimum a 
priori information about an incoming signal immersed in 
noise to detect and reproduce it. The adaptive filter is 
probably the optimum form for this type of application 
and it has been extensively studied in theory and 
modelled on computers. However, little is known about 
the actual physical implementation of this class of filter. 
The purpose of our work here is to demonstrate the 
feasibility of employing a p.t.f. as a central element with 
ancillary circuitry to illustrate basic adaptive filter 
operation. The eventual goal of this approach is a fully- 
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FILTER OUTPUT 
Fig. 10. Basic block diagram of an adaptive filter. 
integrated adaptive filtering system for use in a wide 
range of applications. 
3.3. 1. Implementation of l.m.s. algorithm 
A block diagram of the basic adaptive filter element is 
shown in Fig. 10. The system is supplied with two 
inputs: the input signal s(r) and the desired filter 
response to this input. d(t). The aim is to force the output 
of the filter to resemble. as closely as possible, the desired 
response d(t). To achieve this the filter weight vector H is 
updated continuously using the following algorithm :19 
h 5 (t+ I) = I? k(t)+2/L(i')S(t—I) 	 (8) 
where i:(t) = d( t) - r(t) is the output error, r(t) is the 
actual filter output and p is a selected convergence factor. 
The subscript k refers to the weight or tap position in the 
filter, the terms in brackets are the time or delay indices, 
and t is in normalized units of one delay time. This is 
known as the Widrow least-mean-square adaption 
algorithm, and a detailed derivation and discussion may 
be found in Reference 19. 
Figure II shows a block diagram of the system used to 
implement this algorithm. The circuit function within the 
dotted box was achieved simply by utilizing a prototype 
64-point p.t.f. described in Section 2. 
Since with this filter it is impossible to update all 64 
weights in the time between successive output data 
points, the output error .(t) is sampled at only one point 
in 65 and the weights are updated sequentially. In 
addition, it is not possible to read individual weight 
values once they have been stored in the filter holding 
register. It was therefore necessary to provide a separate 
memory (external to the p.t.f. reference analogue store).  
which could be both read from, and written to, at any 
time to provide storage of weight values during the 
weight-vector updating cycle. 
In the circuit implementation shown in Fig. 11 the 
weight store and updating loop was configured using 
digital circuitry with appropriate analogue-digital 
conversion (a.d.c.) after the convergence multiplier, and 
a digital-analogue converter (d.a.c.) at the input to the 
p.t.f. analogue store. An alternative implementation 
involved off-chip analogue storage based on 64 sample-
and-hold stages as a precursor to a fully-integrated 
version based on all-analogue circuitry. This latter 
arrangement gave the adaptive filter an inferior 
performance over the digital update version essentially 
because it suffered from weight value decay. For certain 
filtering functions, in particular inverse filtering, 
permanent storage of the reference is required and thus 
digital memory would be mandatory. However, in 
monolithic adaptive filter designs, now at the planning 
stage, the all-analogue approach will be pursued further 
because of the improved characteristics of on-chip 
analogue storage (by a factor of 100 to I V/s). 
3.3.2 Adaptive filter results 
We report here results for the prototype adaptive filter 
based on Fig. 11 using (a) an external digital update 
memory 22 (as shown), and (h) an analogue memory 23 
(by omitting the a.d.c. and d.a.c. and replacing the r.a.m. 
with an analogue unit). In Fig. 12 we show a photograph 
of the completed filter with an analogue update store 
which has been assembled on one double Eurocard-sized 
printed-circuit board and consumes less than 10 W of 






Fig. 11. Adaptive filter system using one 64-point p.1.1. 
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and memory is required for the analogue/digital hybrid used as a straight forward transversal filter equalizer. 
version. 	 Such a system has been described by CorL 25 although his 
The adaptive filter unit may be used in a number of implementation uses a computer to update the weight 
ways dependent upon the configuration of the two input vector using a zero-forcing algorithm. 
ports and which of the two output ports is used. Figure 	The last configuration to be considered here is that of 
13 shows the three main filter configurations which have a self-tuning filter shown in Fig. 13(d); this structure is 
been used with our prototype system. Figure 13(b) shows similar in operation to the noise canceller. The signal 
the necessary input conditions for a noise canceller where input will commonly comprise two components. (i) a 
the A input is a signal with additive noise and the B input narrow-band periodic component and (ii) a broadband 
is a correlated (but not identical) version of the noise. non-periodic component. The delay T causes the non-
The filter converges to reconstitute the interfering noise periodic component to be decorrelated between A and B 
at the filter output therefore subtracting coherently from so that the filter converges to form a band-pass impulse 
A and leaving the uncorrupted signal at the error or response which produces the narrow-band periodic 
canceller output C. One example of this type of component of A at the filter output D (rejecting the 
operation would be where input A is supplied from a broadband non-periodic component). Since this output 
microphone which picks up a speech signal and some is coherent in phase and amplitude with the periodic 
arbitrary background noise. Input B would be supplied component of A, the C output then consists only of the 
from a second microphone which picks up only the broadband non-periodic component (periodic noise 
background noise in the room. Output C should then be cancellation). The system effectively separates periodic 
the uncontaminated speech signal. 	 and non-periodic signal components and may be used, 
As an inverse filter it is desired that the system should for example, to cancel unwanted hum in speech signals 
reconstitute a signal which has been subjected to and also as a self-tuning filter to reduce unwanted 
distortion by some intervening medium, such as a broadband noise on a required periodic signal. This 
transmission line. Figure 13(c) shows the adaptive filter structure has been described in detail by Widrow et al.' 9 
configured as such a system. The B input is the distorted As a significant and illustrative demonstration of the 
signal input and the A input is a training signal which is operation of our prototype adaptive filter with digital 
the required filter output. The output used in this case is update, we here describe its performance when it is 
D which should converge to the same waveform as A. desired to cancel a very strong first harmonic interference 
after an initial training period during which the input on a wanted sinusoidal signal. This represents operation 
signal B is known. In this time the filter impulse response in the noise cancellation mode (c.f. Fig. 13(b)). Figure 
converges to the inverse of the transmission line impulse 14(a) shows the s(t) input, i.e. the correlated interference; 
response. The adaption algorithm is then switched off. Fig. 14(b) is the conditioning signal input d(t), in this 
freezing the weight vector, and the system is thereafter case the input signal with interference: Fig. 14(c) is the 
...., ... 
r"°vu "i!fl 
Fig. 12. The analogue adaptive filter module. 
.- 
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Fig. 13. Adaptive filter configurations in various application areas, 
filter output: and Fig. 14(d) is the canceller output. The 
frequency amplitude spectrum of d(t) is given in Fig. 
14(e) with a corresponding spectrum for the error output 
in Fig. 14(f), which indicates cancellation of the first 
harmonic by 50dB. The cancellation for the analogue 
update unit for the same test yields a value of about 
25 dB: the poorer cancellation is attributed to the leaky 
nature of an analogue store produced with discrete 
components which results in excess error in the 
converged weight vector. A fully integrated analogue 
store should have improved characteristics and thus 
yield an improved cancellation result. 
A general figure of merit for an adaptive filter is 
usually taken as the adaptivity, 24 . where: 
I /=2OIoio 	(t) 3J 	1 (9) 
For the digital reference system described here y was 
measured to be —50dB. 
Results for a simulated inverse filter and a self-tuning 
filter are now presented to demonstrate the versatility of 
an adaptive filter based on a p.t.f. 
Figure 15 shows results obtained for a simulated 
inverse filter structure using the digital store version of 
the adaptive filter. The input signal s(t) in this case was a 
linear f.m. signal swept from d.c. to the Nyquist 
frequency (shown in Fig. 15(a)). The training signal d(t) 
was a single pulse having a width of one sample period, 
positioned at the end of the input signal sequence. The 
filter output after training is given in Fig. 15(b) showing 
good correspondence to the training signal. In this case 
the weight vector should match the time reverse of the 
input signal and the impulse response shown in Fig. 
15(c) confirms this. A linear f.m. signal may be 
considered as a pulse with quadratic phase distortion, 
and is therefore a valid test signal to demonstrate inverse 
filter operation. 
Tests carried out on the self-tuning filter showed that 
the system would tune accurately to a wide range of 
signals including monochromatic and wideband periodic 
signals. Figure 16 shows some typical results for the self-
tuning filter where the input signal s(t) (Fig. 16(a)) was a  
sinusoid contaminated by broadband noise. For the case 
shown, using a sinusoid at approximately I kHz. the 
broadband signal source was in fact a white noise 
generator which was limited in bandwidth between 
1-5 kHz and 7 kHz. It is possible for the filter to converge 
when the noise spectrum is truly white from d.c. to 
Nyquist but this admits noise in the output in the region 
of the pass-band. Figure 16(b) shows the filter output D 
for this case and spectral analysis shows noise rejection 
to be between 25 and 30 dB after convergence. Figure 
shows the cancellation output C where the 
sinusoidal component has been cancelled to a significant 
degree. The weight vector (shown in Fig. 16(d) is the 
expected matching sine-wave. 
It should be noted that the weight vector shown in Fig. 
is the signal which appears at the reference input of 
the p.t.f. and therefore contains all the gain and offset 
errors associated with the filter. Further, the impulse 
response cannot be perfectly predicted since the 
bandwidth of the input signals does not cover the entire 
system bandwidth: this means that a certain degree of 
latitude is available in the choice of weight values. 
4 Conclusions 
We have demonstrated in this paper how innovative 
c.c.d. and m.o.s. design techniques may be combined to 
realize an electronically-programmable transversal filter 
in compact form and having low power consumption. 
This filter configuration offers powerful signal processing 
capability and its programmable aspect allows flexible 
and fast control of the filter function, either remotely or 
internally, via a system-based microprocessor. The 
number of filter stages to be included on one chip must 
be a decision based upon the eventual application. For 
frequency filtering, relatively few filter points are 
required and must, in any case, be minimized to avoid 
dynamic range restrictions—possibly a 32- or 64-stage 
cascadable block is optimum. For matched filtering 
applications, however, many filter points may be 
necessary and it becomes desirable to realize as many 
points on one chip as possible. 
In this paper, we have demonstrated the extremely 
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Fig. 14. Demonstration of the basic canccltin pe[oniii.tnce of the 
adaptive filter. (ai sitznal input s m . (I,) target signal l(t), desired 
sinusoid with added second harmonic distortion. (c) filter output, a 
phase and amplitude corrected version of the distortion. (d) canceller 
or error output. (e) spectrum of d(t). (f) spectrum of canceller output. 
flexible performance of a prototype, 64-point 
electronically-programmable transversal filter for 
frequency- and matched-filtering applications. These 
results indicate that compact, low-power analogue c.c.d. 
p.t.f. sub-systems with TB products in excess of 1000 will 
be a reality in the near future, and will have an impact on 
such applications as mobile, high-resolution sonar signal 
processing. This is particularly evident in view of a 256-
point p.t.f. chip already in design for high time- 
Fig. 15. Inverse filter operation. (a) input signal slit. dispeied pulse. 
)h) filter output, reconstituted pulse. (c) filter impulse response. 
bandwidth applications. These filter structures are thus 
far only prototypes, but the 64-point device reported 
here and its contemporaries are proving that good 
performance parameters may be achieved in miniature 
form and that, with careful design, production devices 
must now be feasible. 
We have also shown here that a 64-point adaptive 
filter may be realized using an analogue p.t.f. resulting in 
a compact unit of low-power dissipation (about 10W for 
the complete system described). This type of processor 
could be used in a number of applications such as 
telephone line equalization, speech processing, 
cancellation of noise in transmitted speech, and a 
number of noise cancellation tasks in medical 
electronics. This is thought to be the first realistic 
demonstration of such a complex filtering system which 
could be integrated monolithically. Indeed, this work 
indicates that a dedicated adaptive filter with all 
necessary peripheral circuits, e.g. convergence 
multipliers and integrators, etc., could be produced in 
single chip form. However, such a dedicated design 
would not have the flexibility of a 'hybrid' unit as 
described here which could also be configured 
conveniently for other filtering functions such as 
spectrum analysis, matched filtering, etc. Also it would 
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Fig. 16. Sell-tunins jilter perlormarscc. a J srnuou1 in handlimited noise 
constituting the input signal. (b) filter output, noise rejection is 
approximately 25 dB. (C) error output showing cancellation of the 
periodic component. (d) converged weight vector. 
not be able to achieve the same number of filter points 
because of the chip area needed for the peripheral 
circuitry. 
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The applications of 
charge-coupled devices 
to infra-red image 
sensing systems 
D. R. LAMB, Ph.D. 
and 
N. A. FOSS, B.Sc., M.Sc. 
SUMMARY 
The paper reviews the various ways in which c.c.d.s can 
be employed in i.r. sensing systems. These include: 
(i) monolithic structures fabricated using narrow band 
semiconductors such as HgCdTe or lnSb, extrinsic silicon 
structures doped with deep-level impurities, and silicon 
Schottky barrier devices; (ii) hybrid structures in which 
the c.c.d. is used as the read-out mechanism from an array 
of, for example HgCdTe, PbTe, or pyroelectric detectors. 
The relative merits of these different approaches are 
compared and recent experiment results for many 
structures are quoted. 
• Honeywell Systems and Research Center. 2600 Ridgway 
Parkway. Minneapolis, Minn. 55413 
The Radio and Electronic Engineer, Vol 50, No 5. pp. 226-236. May 1980 
1 Introduction 
Visible image sensors detect radiation reflected from 
objects of the scene and deal with situations where there 
is a low background flux and high scene contrast. Infra-
red image sensors detect radiation emitted by objects in 
the scene and thus, in general terrestrial applications, 
have to detect very small temperature differences, 
frequently of the order of 01 K, against a background of 
around 300 K. As a result of this the two forms of 
imaging have developed in different ways. 
In a visible imaging system. such as the silicon c.c.d. 
sensor, the scene is focused onto a large two-dimensional 
detector array having one detector per picture element. 
Small differences in responsivity of adjacent detectors are 
not important because the scene contrast is high. Also 
the photo-generated charge due to the low background 
photon flux is easily accommodated within the dynamic 
range of the c.c.d. for integration times compatible with 
standard television frame rates. 
In i.r. imagers the detectors often have to be cooled to 
very low temperatures necessitating encapsulation of the 
sensor in a Dewar which leads to problems with the read-
out interconnections from the i.r. detectors forming a 
thermal leakage path. This problem increases as the 
number of detectors is increased. Additionally, because 
of the low scene contrast, fixed-pattern noise in the 
detector array is a serious problem, (see Sect. 3) and in 
many cases some form of background suppression must 
be used because of the high background photon flux. For 
these reasons i.r. imaging is currently based on linear, or 
small two-dimensional arrays of detectors rather than 
large two dimensional arrays. To generate the number of 
picture elements for a complete picture field the image is 
mechanically raster-scanned over the detector array by 
means of rotating mirrors. 
The initial concept of applying c.c.d.s to i.r. imaging 
systems arose from their ability to receive, store and 
manipulate charge packets to produce a multiplexed 
output. Thus one can envisage the use of a c.c.d. on the 
focal plane which will scan and read out the information 
from the detector array. In such a system a hybrid 
structure with separate detector and c.c.d. chips is used, 
thus taking advantage of both existing detector 
technology and the silicon integrated circuit technology. 
With more ambitious programmes the aim is to 
produce monolithic i.r. c.c.d. imaging chips in which 
the photodetectors and c.c.d.s are fabricated in the same 
semiconductor material. Here the choice lies between 
producing silicon photodetectors by a technique which is 
compatible with the existing c.c.d. technology, or 
fabricating c.c.d.s in the narrow-band-gap 
semiconductors already used for jr. detectors. 
Both of these approaches are in fact being 
investigated: the former technique is, however, 
potentially of greater importance because it allows the 
possible use of silicon l.s.i. technology to make large two- 
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MONOLITHIC 256- POINT PROGRAMMABLE 
TRANSVERSAL FILTER 
architecture, 4 are self-biasing and chopper-stabilised. Thus a 
linear lossless transfer function is achieved, automatically com-
pensating for processing tolerances and parametric drift. 
Indexing terms: Charge-coupled-device circuits, Metal-oxide-
semiconductor circuits. Transversal filters 
A 256-point programmable transversal filler has been in-
tegrated and assembled for use within a 16-pin dii. package. 
The filter is realised in n-channel c.c.d./m.o.s. technology and 
incorporates novel operational amplifiers and other periph-
eral circuitry on-chip. 
Filter architecture: The integrated filter architecture shown in 
Fig. 1 is a direct realisation of the classic transversal filter. A 
sigin 
ref in 
, ig out 
lter out 
Fig. I Filter architecture 
2-phase, double-level polysilicon-gate c.c.d. has been used as 
the signal delay element, with floating-gate-reset' taps incor-
porated at each stage on a pitch of 28 pm. The tap signals are 
buffered to drive the gates of single-transistor 4-quadrant 
m.o.s. multipliers. 2 The sources of these multipliers are 
commoned in a single current-summing bus which forms the 
filter output. 
Analogue tap weights are applied to the multiplier transistor 
drains from an array of n.o.s. storage capacitors via buffer 
amplifiers. These reference storage capacitors are sequentially 
updated from a common reference input bus under the control 
of a dynamic digital shift register. 
Operational Amplifiers: Two operational amplifiers have been 
included within the integrated circuit to enhance the operation 
of the c.c.d. One amplifier includes within a feedback loop the 
c.c.d. diode cutoff input stage and a dummy tap. It is used to 
linearise the signal waveform at this and subsequent identical 
taps, 3 and also ensures unity gain between signal input and tap 
outputs. The second operational amplifier is connected in 
voltage-follower mode at a final c.c.d. tap output to provide a 
buffered signal for directly cascading these devices. 
The operational amplifiers, which are based on a clocked  
Topology: A photograph of the integrated ci:cuit is shown in 
Fig. 2. It may be noted that the filter is split into two blocks of 
128 points, which are mirror-imaged. Two 128-point c.c.d. reg-
isters are visible across the centre of the chip: these are con-
nected by a single corner-turning diffusion at one end. The 
remainder of the cell circuitry, ending in the reference shift-reg-
ister elements, is repeated on a pitch of 28 pm. The filter chip 
measures 40 mm x 38 mm (0180 in x 0150 in) and is as-
sembled within a standard 16-pin d.i.l. package. 
F rripheral requirements: Peripheral circuit requirements have 
been reduced to a minimum by incorporating as much neces-
sary circuitry onto the chip as possible, thus making the filter 
easier to use. Essential external requirements are reduced to a 
3-phase 15 V clock for the c.c.d. signal register, and a 2-phase 
15 V clock for the reference shift register. These waveforms are 
conveniently generated using 2 standard c.m.o.s. logic pack-
ages. The filter output must be summed using a single 
common-base bipolar transistor stage. There is no other major 
external requirement. 
Performance: Two photographs depicting the operation of the 
device are shown in Fig. 3. In each case the four traces show 
the signal input, the delayed signal output (for cascading), the 
programmed reference waveform and the filter output, respec-
tively. Fig. 3a demonstrates full matched filter chirp compres-
sion over the Nyquist bandwidth at a clock rate of 100 kHz. 
Note the quality of both the delayed signal (for cascading) and 
the correlated output peak. Fig. 3h demonstrates square-wave 
correlation to produce a triangular output waveform again at 
100 kHz clock rate. 
The device performs uniformly over a range of signal clock 
rates from 500 Hz to 1 MHz. C.C.D. transfer inefficiency for 
511/ 
Fig. 3 
a Matched filtering of chip waveforms T.B. = 128. f = 100 kHz 
b Correlation of square waveforms / = 100 kHz Fig. 2 256-point chip photograph 
these surface-channel devices is 0001 per tap and total har-
monic distortion is —40 dB at the filter output, for signals of 
I V peak-peak. Power dissipation is below 300 mW 
Conclusions: The goal of a versatile easy-to-drive program-
mable transversal filter has been achieved through a combina-
tion of circuit engineering and modern process technology. 
This 16-pin 256-point filter offers considerable signal-
processing power, and major applications are anticipated in all 
forms of matched-filtering tasks. 
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